View DS21Q42TN_4085746.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 of 116 062602 note: some revisions of this device may incorporate deviations from published specifications known as errata. multiple revisions of any device may be simultaneously available through various sales channels. for information about device errata, click here: http://www.maxim-ic.com/errata . features four t1 ds1/isdn-pri/j1 framing transceivers all four framers are fully independent each of the four framers contain dual two- frame elastic-store slip buffers that can connect to asynchronous backplanes up to 8.192mhz 8-bit parallel control port that can be used directly on either multiplexed or nonmultiplexed buses (intel or motorola) programmable output clocks for fractional t1 fully independent transmit and receive functionality integral hdlc controller with 64-byte buffers configurable for fdl or ds0 operation generates and detects in-band loop codes from 1 to 8 bits in length including csu loop codes pin compatible with ds21q44 e1 enhanced quad e1 framer 3.3v supply with 5v tolerant i/o; low-power cmos available in 128-pin tqfp package ieee 1149.1 support functional diagram recei ve framer elastic store transmit formatter elastic store framer #0 framer #1 framer #2 framer #3 control port actual size quad t1 framer ordering information ds21q42t 0c to +70c DS21Q42TN -40c to +85c description the ds21q42 is an enhanced version of the ds 21q41b quad t1 framer. the ds21q42 contains four framers that are configured and read through a common microprocessor-compatible parallel port. each framer consists of a receive framer, receive elastic store, transmit forma tter, and transmit elastic store. all four framers in the ds21q42 are totally independen t; they do not share a common framing synchronizer. the transmit and receive sides of each framer are also totally independent. the dual two-frame elastic stores contained in each of the four framers can be independently enabled and disabled as required. the device fully meets all of the latest t1 sp ecifications including ansi t1.403-1995, ansi t1.231-1993, at&t tr 62411 (12?90), at&t tr54016, and itu g.704 and g.706. www.maxim-ic.com ds21q42 enhanced quad t1 frame r
ds21q42 2 of 116 1. introduction the ds21q42 is a superset version of the popular ds21q41 quad t1 framer offering the new features listed below. all of the original features of the ds 21q41 have been retained and software created for the original device is transferable to the ds21q42. new features additional hardware signaling capability including: ? receive signaling re-insertion to a backplane multiframe sync ? availability of signaling in a separate pcm data stream ? signaling freezing ? interrupt generated on change of signaling data full hdlc controller with 64-byte buffers in both transmit and receive paths. configurable for fdl or ds0 access per-channel code insertion in both transmit and receive paths ability to monitor one ds0 channel in both the transmit and receive paths rcl, rlos, rra, and rais alarms now interrupt on change of state detects ais-ci 8.192 mhz clock synthesizer per?channel loopback ability to calculate and check crc6 according to the japanese standard ability to pass the f?bit position through the elastic stores in the 2.048 mhz backplane mode ieee 1149.1 support features four t1 ds1/isdn?pri/j1 framing transceivers all four framers are fully independent frames to d4, esf, and slc?96 r formats each of the four framers contain dual two?frame elastic store slip buffers that can connect to asynchronous backplanes up to 8.192 mhz 8?bit parallel control port that ca n be used directly on either multiplexed or non?multiplexed buses (intel or motorola) extracts and inserts robbed bit signaling detects and generates yellow (rai) and blue (ais) alarms programmable output clocks for fractional t1 fully independent transmit and receive functionality generates and detects in?band loop codes from 1 to 8 bits in length including csu loop codes contains ansi one?s density monitor and enforcer large path and line error counters including bpv, cv, crc6, and framing bit errors pin compatible with ds21q44 e1 enhanced quad e1 framer 3.3v-supply with 5v tolerant i/o; low power cmos available in 128?pin tqfp package
ds21q42 3 of 116 functional description the receive side framer locates d4 (slc?96) or es f multiframe boundaries as well as detects incoming alarms including, carrier loss, loss of synchronizati on, blue (ais) and yellow alarms. if needed, the receive side elastic store can be enabled in order to absorb the phase and frequency differences between the recovered t1 data stream and an asynchronous backplane clock which is provided at the rsysclk input. the clock applied at th e rsysclk input can be either a 2.048 mhz clock or a 1.544 mhz clock. the rsysclk can be a burst clock with speeds up to 8.192 mhz. the transmit side of the ds21q42 is totally independent from the receive side in both the clock requirements and characteristics. data off of a backplane can be passed through a transmit side elastic store if necessary. the transmit formatter will provide the necessary frame/multiframe data overhead for t1 transmission. reader?s note: this data sheet assumes a partic ular nomenclature of the t1 opera ting environment. in each 125 us frame, there are 24 8?bit channels plus a framing bit. it is assumed that the framing bit is sent first followed by channel 1. each channel is made up of 8 bits which are numbered 1 to 8. bit number 1 is the msb and is transmitted first. bit number 8 is th e lsb and is transmitted last. throughout this data sheet, the following abbreviations will be used: d4 superframe (12 frames per mu ltiframe) multiframe structure slc?96 subscriber loop carrier ? 96 channels (slc?96 is an at&t registered trademark) esf extended superframe (24 frames pe r multiframe) multiframe structure b8zs bipolar with 8 zero substitution crc cyclical redundancy check ft terminal framing pattern in d4 fs signaling framing pattern in d4 fps framing pattern in esf mf multiframe boc bit oriented code hdlc high level data link control fdl facility data link
ds21q42 4 of 116 figure 1-1. ds21q42 enhanced quad t1 framer
ds21q42 5 of 116 table of contents 1. introduction .................................................................................................................. ............2 2. ds21q42 pin description ....................................................................................................... ..8 3. ds21q42 pin function description .................................................................................15 4. ds21q42 register map ........................................................................................................... ..22 5. parallel port .................................................................................................................. .........26 6. control, id, and test registers.....................................................................................26 7. status and informat ion registers .............................................................................37 8. error count registers........................................................................................................45 9. ds0 monitoring function ...................................................................................................48 10. signaling operation ........................................................................................................... .50 10.1. processor-based signaling ......................................................................................50 10.2. hardware-based signalin g ......................................................................................52 11. per?channel code (idle) generation and loopback .......................................53 11.1. transmit side code generation .............................................................................53 11.1.1. simple idle code inser tion and per?channel loopback .................................................54 11.1.2. per-channel code insertion.............................................................................................55 11.2. receive side code generation .................................................................................55 11.2.1. simple code insertion .....................................................................................................55 11.2.2. per-channel code insertion............................................................................................56 12. clock blocking registers...............................................................................................57 13. elastic stores operation ............................................................................................... 58 13.1. receive side................................................................................................................... .....58 13.2. transmit side ................................................................................................................. ..58 13.3. minimum delay synchronous rs ysclk/tsysclk mode ..............................59
ds21q42 6 of 116 14. hdlc controller ............................................................................................................... ....59 14.1. hdlc for ds0s ................................................................................................................. ...59 15. fdl/fs extraction and insertion ..................................................................................60 15.1. hdlc and boc controller for the fdl ..............................................................60 15.1.1. general ov erview ...........................................................................................................60 15.1.2. status register for the hdlc .........................................................................................61 15.1.3. hdlc/boc register description ..................................................................................63 15.2. legacy fdl support ......................................................................................................71 15.2.1. ov_2.1.71...................................................................................................................... ..71 15.2.2. receive section .............................................................................................................. 7 1 15.2.3. transmit section ............................................................................................................72 15.2.4. d4/slc?96 operation ..............................................................................................73 16. programmable in?band code generation and detection .......................... 73 17. transmit transparency..................................................................................................... 76 18. interleaved pcm bus operation....................................................................................76 19. jtag-boundary scan architec ture and test access port...........................79 19.1. description ................................................................................................................... .....79 19.2. tap controller state machine ..............................................................................80 19.3. instruction register and instructions ...........................................................82 19.4. test registers ................................................................................................................ ..84 20. timing diagrams................................................................................................................ .......88 21. operating parameters .....................................................................................................103 22. 128-pin tqfp package specifications ........................................................................116
ds21q42 7 of 116 document revision history revision notes: date notes 122298 initial release 051900 changed explanation on jtrst test access port pin all instances of jtrst* changed to jtrst corrected errors in the jtag portion of data sheet 062602 updated device characterization data
ds21q42 8 of 116 2. ds21q42 pin description table 2-1. pin description sorted by pin number pin symbol type description 1 tchblk0 o transmit channel block from framer 0 2 tpos0 o transmit bipolar data from framer 0 3 tneg0 o transmit bipolar data from framer 0 4 rlink0 o receive link data from framer 0 5 rlclk0 o receive link clock from framer 0 6 rclk0 i receive clock for framer 0 7 rneg0 i receive bipolar data for framer 0 8 rpos0 i receive bipolar data for framer 0 9rsig0 [rchclk0] o [o] receive signaling output from framer 0 [receive channel clock from framer 0] 10 rchblk0 o receive channel block from framer 0 11 rsysclk0 i receive system clock for elastic store in framer 0 12 rsync0 i/o receive sync for framer 0 13 rser0 o receive serial data from framer 0 14 vss ? signal ground 15 vdd ? positive supply voltage 16 spare1 [rmsync0] ? [o] reserved. must be left unconnected for normal operation [receive multiframe sync from framer 0] 17 rfsync0 o receive frame sync from framer 0 18 jtrst [rlos/lotc0] i [o] jtag reset [receive loss of sync/loss of transmit clock from framer 0] 19 tclk0 i transmit clock for framer 0 20 tlclk0 o transmit link clock from framer 0 21 tsync0 i/o transmit sync for framer 0 22 tlink0 i transmit link data for framer 0 23 a0 i address bus bit 0; lsb 24 a1 i address bus bit 1 25 a2 i address bus bit 2 26 a3 i address bus bit 3 27 a4 i address bus bit 4 28 a5 i address bus bit 5 29 a6/ale (as) i address bus bit 6; ms b or address latch enable (address strobe) 30 int* o receive alarm interrupt for all four framers 31 tsysclk1 i transmit system clock for elastic store in framer 1 32 tser1 i transmit serial data for framer 1 33 tssync1 i transmit sync for elastic store in framer 1 34 tsig1 [tchclk1] i [o] transmit signaling input for framer 1 [transmit channel clock from framer 1] 35 tchblk1 o transmit channel block from framer 1 36 tpos1 o transmit bipolar data from framer 1 37 tneg1 o transmit bipolar data from framer 1 38 rlink1 o receive link data from framer 1
ds21q42 9 of 116 pin symbol type description 39 rlclk1 o receive link clock from framer 1 40 rclk1 i receive clock for framer 1 41 rneg1 i receive bipolar data for framer 1 42 rpos1 i receive bipolar data for framer 1 43 rsig1 [rchclk1] o [o] receive signaling output from framer 1 [receive channel clock from framer 1] 44 rchblk1 o receive channel block from framer 1 45 rsysclk1 i receive system clock for elastic store in framer 1 46 a7 i address bus bit 7 47 fms i framer mode select 48 rsync1 i/o receive sync for framer 1 49 rser1 o receive serial data from framer 1 50 jtms [rmsync1] i [o] jtag test mode select [receive multiframe sync from framer 1] 51 rfsync1 o receive frame sync from framer 1 52 jtclk [rlos/lotc1] i [o] jtag test clock [receive loss of sync/loss of transmit clock from framer 1] 53 tclk1 i transmit clock for framer 1 54 tlclk1 o transmit link clock from framer 1 55 tsync1 i/o transmit sync for framer 1 56 tlink1 i transmit link data for framer 1 57 test i tri-state control fo r all output and i/o pins 58 fs0 i framer select 0 for parallel control port 59 fs1 i framer select 1 for parallel control port 60 cs* i chip select 61 bts i bus type select for parallel control port 62 rd*/(ds*) i read input (data strobe) 63 wr*/(r/w*) i write input (read/write) 64 mux i nonmultiplexed or multiplexed bus select 65 tsysclk2 i transmit system clock for elastic store in framer 2 66 tser2 i transmit serial data for framer 2 67 tssync2 i transmit sync for elastic store in framer 2 68 tsig2 [tchclk2] i [o] transmit signaling input for framer 2 [transmit channel clock from framer 2] 69 tchblk2 o transmit channel block from framer 2 70 tpos2 o transmit bipolar data from framer 2 71 tneg2 o transmit bipolar data from framer 2 72 rlink2 o receive link data from framer 2 73 rlclk2 o receive link clock from framer 2 74 rclk2 i receive clock for framer 2 75 rneg2 i receive bipolar data for framer 2 76 rpos2 i receive bipolar data for framer 2 77 rsig2 [rchclk2] o [o] receive signaling output from framer 2 [receive channel clock from framer 2] 78 vss ? signal ground 79 vdd ? positive supply voltage 80 rchblk2 o receive channel block from framer 2
ds21q42 10 of 116 pin symbol type description 81 rsysclk2 i receive system clock for elastic store in framer 2 82 rsync2 i/o receive sync for framer 2 83 rser2 o receive serial data from framer 2 84 jtdi [rmsync2] i [o] jtag test data input [receive multiframe sync from framer 2] 85 rfsync2 o receive frame sync from framer 2 86 jtdo [rlos/lotc2] o [o] jtag test data output [receive loss of sync/loss of transmit clock from framer 2] 87 tclk2 i transmit clock for framer 2 88 tlclk2 o transmit link clock from framer 2 89 tsync2 i/o transmit sync for framer 2 90 tlink2 i transmit link data for framer 2 91 tsysclk3 i transmit system clock for elastic store in framer 3 92 tser3 i transmit serial data for framer 3 93 tssync3 i transmit sync for elastic store in framer 3 94 tsig3 [tchclk3] i [o] transmit signaling input for framer 3 [transmit channel clock from framer 3] 95 tchblk3 o transmit channel block from framer 3 96 tpos3 o transmit bipolar data from framer 3 97 tneg3 o transmit bipolar data from framer 3 98 rlink3 o receive link data from framer 3 99 rlclk3 o receive link clock from framer 3 100 rclk3 i receive clock for framer 3 101 rneg3 i receive bipolar data for framer 3 102 rpos3 i receive bipolar data for framer 3 103 rsig3 [rchclk3] o [o] receive signaling output from framer 3 [receive channel clock from framer 3] 104 rchblk3 o receive channel block from framer 3 105 rsysclk3 i receive system clock for elastic store in framer 3 106 rsync3 i/o receive sync for framer 3 107 rser3 o receive serial data from framer 3 108 8mclk [rmsync3] o [o] 8mhz clock [receive multiframe sync from framer 3] 109 rfsync3 o receive frame sync from framer 3 110 vss ? signal ground 111 vdd ? positive supply voltage 112 clksi [rlos/lotc3] i [o] 8mclk clock reference input [receive loss of sync/loss of transmit clock from framer 3] 113 tclk3 i transmit clock for framer 3 114 tlclk3 o transmit link clock from framer 3 115 tsync3 i/o transmit sync for framer 3 116 tlink3 i transmit link data for framer 3 117 d0 or ad0 i/o data bus bit or address/data bit 0; lsb 118 d1 or ad1 i/o data bus bit or address/data bit 1 119 d2 or ad2 i/o data bus bit or address/data bit 2 120 d3 or ad3 i/o data bus bit or address/data bit 3 121 d4 or ad4 i/o data bus bit or address/data bit 4
ds21q42 11 of 116 pin symbol type description 122 d5 or ad5 i/o data bus bit or address/data bit 5 123 d6 or ad6 i/o data bus bit or address/data bit 6 124 d7 or ad7 i/o data bus bit or address/data bit 7; msb 125 tsysclk0 i transmit system clock for elastic store in framer 0 126 tser0 i transmit serial data for framer 0 127 tssync0 i transmit sync for elastic store in framer 0 128 tsig0 [tchclk0] i [o] transmit signaling input for framer 0 [transmit channel clock from framer 0] note: 1) brackets [ ] indicate pin functi on when the ds21q42 is configured for emulation of the ds21q41b, (fms = 1).
ds21q42 12 of 116 table 2-2. pin description sorted by pin function, fms = 0 pin symbol type description 108 8mclk o 8 mhz clock 23 a0 i address bus bit 0; lsb 24 a1 i address bus bit 1 25 a2 i address bus bit 2 26 a3 i address bus bit 3 27 a4 i address bus bit 4 28 a5 i address bus bit 5 29 a6/ale (as) i address bus bit 6; msb or address latch enable (address strobe) 46 a7 i address bus bit 7 61 bts i bus type select for parallel control port 112 clksi i 8mclk clock reference input 60 cs* i chip select 117 d0 or ad0 i/o data bus bit or address/data bit 0; lsb 118 d1 or ad1 i/o data bus bit or address/data bit 1 119 d2 or ad2 i/o data bus bit or address/data bit 2 120 d3 or ad3 i/o data bus bit or address/data bit 3 121 d4 or ad4 i/o data bus bit or address/data bit 4 122 d5 or ad5 i/o data bus bit or address/data bit 5 123 d6 or ad6 i/o data bus bit or address/data bit 6 124 d7 or ad7 i/o data bus bit or address/data bit 7; msb 47 fms i framer mode select 58 fs0 i framer select 0 for parallel control port 59 fs1 i framer select 1 for parallel control port 30 int* o receive alarm interrupt for all four framers 52 jtclk i jtag test clock 84 jtdi i jtag test data input 86 jtdo o jtag test data output 50 jtms i jtag test mode select 18 jtrst i jtag reset 64 mux i nonmultiplexed or multiplexed bus select 10 rchblk0 o receive channel block from framer 0 44 rchblk1 o receive channel block from framer 1 80 rchblk2 o receive channel block from framer 2 104 rchblk3 o receive channel block from framer 3 6 rclk0 i receive clock for framer 0 40 rclk1 i receive clock for framer 1 74 rclk2 i receive clock for framer 2 100 rclk3 i receive clock for framer 3 62 rd*/(ds*) i read input (data strobe) 17 rfsync0 o receive frame sync from framer 0 51 rfsync1 o receive frame sync from framer 1 85 rfsync2 o receive frame sync from framer 2 109 rfsync3 o receive frame sync from framer 3 5 rlclk0 o receive link clock from framer 0
ds21q42 13 of 116 pin symbol type description 39 rlclk1 o receive link clock from framer 1 73 rlclk2 o receive link clock from framer 2 99 rlclk3 o receive link clock from framer 3 4 rlink0 o receive link data from framer 0 38 rlink1 o receive link data from framer 1 72 rlink2 o receive link data from framer 2 98 rlink3 o receive link data from framer 3 7 rneg0 i receive bipolar data for framer 0 41 rneg1 i receive bipolar data for framer 1 75 rneg2 i receive bipolar data for framer 2 101 rneg3 i receive bipolar data for framer 3 8 rpos0 i receive bipolar data for framer 0 42 rpos1 i receive bipolar data for framer 1 76 rpos2 i receive bipolar data for framer 2 102 rpos3 i receive bipolar data for framer 3 13 rser0 o receive serial data from framer 0 49 rser1 o receive serial data from framer 1 83 rser2 o receive serial data from framer 2 107 rser3 o receive serial data from framer 3 9 rsig0 o receive signaling output from framer 0 43 rsig1 o receive signaling output from framer 1 77 rsig2 o receive signaling output from framer 2 103 rsig3 o receive signaling output from framer 3 12 rsync0 i/o receive sync for framer 0 48 rsync1 i/o receive sync for framer 1 82 rsync2 i/o receive sync for framer 2 106 rsync3 i/o receive sync for framer 3 11 rsysclk0 i receive system clock for elastic store in framer 0 45 rsysclk1 i receive system clock for elastic store in framer 1 81 rsysclk2 i receive system clock for elastic store in framer 2 105 rsysclk3 i receive system clock for elastic store in framer 3 16 spare1 ? reserved . must be left unconnected for normal operation 1 tchblk0 o transmit channel block from framer 0 35 tchblk1 o transmit channel block from framer 1 69 tchblk2 o transmit channel block from framer 2 95 tchblk3 o transmit channel block from framer 3 19 tclk0 i transmit clock for framer 0 53 tclk1 i transmit clock for framer 1 87 tclk2 i transmit clock for framer 2 113 tclk3 i transmit clock for framer 3 57 test i tri-state control fo r all output and i/o pins 20 tlclk0 o transmit link clock from framer 0 54 tlclk1 o transmit link clock from framer 1 88 tlclk2 o transmit link clock from framer 2 114 tlclk3 o transmit link clock from framer 3 22 tlink0 i transmit link data for framer 0 56 tlink1 i transmit link data for framer 1
ds21q42 14 of 116 pin symbol type description 90 tlink2 i transmit link data for framer 2 116 tlink3 i transmit link data for framer 3 3 tneg0 o transmit bipolar data from framer 0 37 tneg1 o transmit bipolar data from framer 1 71 tneg2 o transmit bipolar data from framer 2 97 tneg3 o transmit bipolar data from framer 3 2 tpos0 o transmit bipolar data from framer 0 36 tpos1 o transmit bipolar data from framer 1 70 tpos2 o transmit bipolar data from framer 2 96 tpos3 o transmit bipolar data from framer 3 126 tser0 i transmit serial data for framer 0 32 tser1 i transmit serial data for framer 1 66 tser2 i transmit serial data for framer 2 92 tser3 i transmit serial data for framer 3 128 tsig0 i transmit signaling input for framer 0 34 tsig1 i transmit signaling input for framer 1 68 tsig2 i transmit signaling input for framer 2 94 tsig3 i transmit signaling input for framer 3 127 tssync0 i transmit sync for elastic store in framer 0 33 tssync1 i transmit sync for elastic store in framer 1 67 tssync2 i transmit sync for elastic store in framer 2 93 tssync3 i transmit sync for elastic store in framer 3 21 tsync0 i/o transmit sync for framer 0 55 tsync1 i/o transmit sync for framer 1 89 tsync2 i/o transmit sync for framer 2 115 tsync3 i/o transmit sync for framer 3 125 tsysclk0 i transmit system clock for elastic store in framer 0 31 tsysclk1 i transmit system clock for elastic store in framer 1 65 tsysclk2 i transmit system clock for elastic store in framer 2 91 tsysclk3 i transmit system clock for elastic store in framer 3 15 vdd ? positive supply voltage 79 vdd ? positive supply voltage 111 vdd ? positive supply voltage 14 vss ? signal ground 78 vss ? signal ground 110 vss ? signal ground 63 wr*/(r/w*) i write input (read/write)
ds21q42 15 of 116 3. ds21q42 pin function description transmit side pins signal name: tclk signal description: transmit clock signal type: input a 1.544 mhz primary clock. used to clock da ta through the transmit side formatter. signal name: tser signal description: transmit serial data signal type: input transmit nrz serial data. sampled on the falling edge of tclk when the transmit side elastic store is disabled. sampled on the falling edge of tsysclk when the transmit side elastic store is enabled. signal name: tchclk signal description: transmit channel clock signal type: output a 192 khz clock which pulses high during the lsb of each channel. synchronous with tclk when the transmit side elastic store is disa bled. synchronous with tsysclk when the transmit side elastic store is enabled. useful for parallel to serial conversion of channel data. this func tion is available when fms = 1 (ds21q41 emulation). signal name: tchblk signal description: transmit channel block signal type: output a user programmable output that can be forced hi gh or low during any of the 24 t1 channels. synchronous with tclk when the transmit side elas tic store is disabled. synchronous with tsysclk when the transmit side elastic store is enabled. useful for blocking clocks to a serial uart or lapd controller in applications where not all t1 channels are used such as fractional t1, 384 kbps service, 768 kbps or isdn?pri . also useful for locating indi vidual channels in drop?and ?insert applications, for external per?channel loopback, and for per?cha nnel conditioning. see section 12 for details. signal name: tsysclk signal description: transmit system clock signal type: input 1.544 mhz or 2.048 mhz clock. only used when the tr ansmit side elastic store function is enabled. should be tied low in applications that do not use the tr ansmit side elastic store. can be burst at rates up to 8.192 mhz. signal name: tlclk signal description: transmit link clock signal type: output 4 khz or 2 khz (zbtsi) demand clock for th e tlink input. see section 15 for details.
ds21q42 16 of 116 signal name: tlink signal description: transmit link data signal type: input if enabled via tcr1.2, this pin will be sampled on the falling edge of tclk for da ta insertion into either the fdl stream (esf) or the fs?bit position (d4) or the z?bit position (zbtsi). see section 15 for details. signal name: tsync signal description: transmit sync signal type: input /output a pulse at this pin will establis h either frame or multiframe boundari es for the transmit side. via tcr2.2, the ds21q42 can be programmed to output either a frame or multifra me pulse at this pin. if this pin is set to output pulses at frame boundaries, it can also be set via tcr2.4 to output double?wide pulses at signaling frames. see section 20 for details. signal name: tssync signal description: transmit system sync signal type: input only used when the transmit side elastic store is enabled. a pulse at this pin will establish either frame or multiframe boundaries for the transmit side. should be tied low in applications that do not use the transmit side elastic store. signal name: tsig signal description: transmit signaling input signal type: input when enabled, this input will sample signaling bits for insertion into outgoing pcm t1 data stream. sampled on the falling edge of tclk when the transmit side elastic store is disabled. sampled on the falling edge of tsysclk when the transmit side elastic store is enabled. this function is available when fms = 0. signal name: tpos signal description: transmit positive data output signal type: output updated on the rising edge of tclk with the bipolar data out of the transmit side formatter. can be programmed to source nrz data via the ou tput data format (ccr1.6) control bit. signal name: tneg signal description: transmit negative data output signal type: output updated on the rising edge of tclk with the bipolar data out of the transmit side formatter.
ds21q42 17 of 116 receive side pins signal name: rlink signal description: receive link data signal type: output updated with either fdl data (esf) or fs bits (d4) or z bits (zbtsi) one rclk before the start of a frame. see section 20 for details. signal name: rlclk signal description: receive link clock signal type: output a 4 khz or 2 khz (zbtsi) clock for the rlink output. signal name: rchclk signal description: receive channel clock signal type: output a 192 khz clock which pulses high during the lsb of each channel. synchronous with rclk when the receive side elastic store is disa bled. synchronous with rsysclk when the receive side elastic store is enabled. useful for parallel to serial conversion of channel data. this function is available when fms = 1 (ds21q41 emulation). signal name: rchblk signal description: receive channel block signal type: output a user programmable output that can be forced hi gh or low during any of the 24 t1 channels. synchronous with rclk when the receive side elastic store is disabled. sy nchronous with rsysclk when the receive side elastic store is enabled. us eful for blocking clocks to a serial uart or lapd controller in applications where not all t1 channels are used such as fractional t1, 384k bps service, 768k bps, or isdn?pri. also useful for locating i ndividual channels in drop?a nd?insert applications, for external per?channel loopback, and for per?ch annel conditioning. see section 12 for details. signal name: rser signal description: receive serial data signal type: output received nrz serial data. updated on rising edges of rclk when the receive side elastic store is disabled. updated on the rising edges of rsysclk when the receive side elastic store is enabled. signal name: rsync signal description: receive sync signal type: input /output an extracted pulse, one rclk wide, is output at th is pin which identifies e ither frame (rcr2.4 = 0) or multiframe (rcr2.4 = 1) boundaries. if set to output frame boundaries then via rcr2.5, rsync can also be set to output double?wide pulse s on signaling frames. if the receive side elastic store is enabled via ccr1.2, then this pin can be enabled to be an input via rcr2.3 at which a frame or multiframe boundary pulse is applied. see section 20 for details. signal name: rfsync signal description: receive frame sync signal type: output an extracted 8 khz pulse, one rclk wide, is out put at this pin which identifies frame boundaries.
ds21q42 18 of 116 signal name: rmsync signal description: receive multiframe sync signal type: output an extracted pulse, one rsysclk wi de, is output at this pin which identifies multiframe boundaries. if the receive side elastic store is disabled, then this output will output multiframe boundaries associated with rclk. this function is availa ble when fms = 1 (ds21q41 emulation). signal name: rsysclk signal description: receive system clock signal type: input 1.544 mhz or 2.048 mhz clock. only used when the el astic store function is enabled. should be tied low in applications that do not use the elastic store. can be burst at rates up to 8.192 mhz. signal name: rsig signal description: receive signaling output signal type: output outputs signaling bits in a pcm format. updated on rising edges of rclk when the receive side elastic store is disabled. updated on the rising edges of rsysclk when the receive side elastic store is enabled. this function is available when fms = 0. signal name: rlos/lotc signal description: receive loss of sync / loss of transmit clock signal type: output a dual function output that is controlled by the ccr3.5 c ontrol bit. this pin can be programmed to either toggle high when the synchronizer is searching for the frame and multiframe or to toggle high if the tclk pin has not been toggled for 5 usec. this function is available when fms = 1 (ds21q41 emulation). signal name: clksi signal description: 8 mhz clock reference signal type: input a 1.544 mhz reference clock used in the generation of 8mclk. this function is available when fms = 0. signal name: 8mclk signal description: 8 mhz clock signal type: output a 8.192 mhz output clock that is referenced to the cloc k that is input at the clksi pin. this function is available when fms = 0. signal name: rpos signal description: receive positive data input signal type: input sampled on the falling edge of rclk for data to be clocked through the receive side framer. rpos and rneg can be tied together for an nrz interface. connecting rpos to rn eg disables the bipolar violation monitoring circuitry.
ds21q42 19 of 116 signal name: rneg signal description: receive negative data input signal type: input sampled on the falling edge of rclk for data to be clocked through the receive side framer. rpos and rneg can be tied together for an nrz interface. connecting rpos to rn eg disables the bipolar violation monitoring circuitry. signal name: rclk signal description: receive clock input signal type: input clock used to clock data thro ugh the receive side framer. parallel control port pins signal name: int* signal description: interrupt signal type: output flags host controller during conditions and change of conditions defined in the status registers 1 and 2 and the hdlc status register. active low, open drain output. signal name: fms signal description: framer mode select signal type: input set low to select ds21q42 feature set. set high to select ds21q41 emulation. signal name: mux signal description: bus operation signal type: input set low to select non?multiplexed bus operation. set high to select multiplexed bus operation. signal name: d0 to d7/ ad0 to ad7 signal description: data bus or address/data bus signal type: input /output in non?multiplexed bus operation (mux = 0), serves as the data bus. in multiplexed bus operation (mux = 1), serves as a 8?bit multiplexed address / data bus. signal name: a0 to a5, a7 signal description: address bus signal type: input in non?multiplexed bus operation (mux = 0), serves as the address bus. in multiplexed bus operation (mux = 1), these pins are not used and should be tied low. signal name: ale(as)/a6 signal description: a6 or address latch enable (address strobe) signal type: input in non?multiplexed bus operation (mux = 0), serves as address bit 6. in multiplexed bus operation (mux = 1), serves to demultiplex the bus on a positive?going edge.
ds21q42 20 of 116 signal name: bts signal description: bus type select signal type: input strap high to select motorola bus timing; strap low to select intel bus timing. this pin controls the function of the rd*(ds*), ale(as), and wr*(r/w*) pins. if bts = 1, then these pins assume the function listed in parenthesis (). signal name: rd*(ds*) signal description: read input (data strobe) signal type: input rd* and ds* are active low signals. note: ds is active high when mux=1. refer to bus timing diagrams in section 21 . signal name: fs0 and fs1 signal description: framer selects signal type: input selects which of the four framers to be accessed. signal name: cs* signal description: chip select signal type: input must be low to read or write to the device. cs* is an active low signal. signal name: wr*( r/w*) signal description: write input(read/write) signal type: input wr* is an active low signal. test access port pins signal name: test signal description: 3?state control signal type: input set high to 3?state all out put and i/o pins (including the paralle l control port) when fms = 1 or when fms = 0 and jtrst is tied low. set low for norma l operation. ignored when fms = 0 and jtrst = 1. useful in board level testing. signal name: jtrst signal description: ieee 1149.1 test reset signal type: input if fms = 1: jtag functionality is not available and jtrst is held low internally. if fms = 0: jtag functionality is available a nd jtrst is pulled up internally by a 10-kilo ohm resistor. if fms = 0, and boundary scan is not used this pin should be held low. this signal is used to asynchronously reset the test access port controller. the device enters the de vice id mode when jtrst is pulled high. the device operates as a t1/e1 transceiver if jtrst is pulled low.
ds21q42 21 of 116 signal name: jtms signal description: ieee 1149.1 test mode select signal type: input this pin is sampled on the rising edge of jtclk and is used to place the test port into the various defined ieee 1149.1 states. this pin is pulled up internally by a 10-kilo ohm resistor. if not used, this pin should be left unconnected. this function is available when fms = 0. signal name: jtclk signal description: ieee 1149.1 test clock signal signal type: input this signal is used to shift data into jtdi pin on the rising edge and out of jtdo pin on the falling edge. if not used, this pin should be connected to v ss. this function is available when fms = 0. signal name: jtdi signal description: ieee 1149.1 test data input signal type: input test instructions and data are cloc ked into this pin on the rising edge of jtclk. this pin is pulled up internally by a 10-kilo ohm resistor. if not used, this pin should be left unconnected. this function is available when fms = 0. signal name: jtdo signal description: ieee 1149.1 test data output signal type: output test instructions and data are clocked out of this pin on the falling edge of jtclk. if not used, this pin should be left unconnected. this f unction is available when fms = 0. supply pins signal name: vdd signal description: positive supply signal type: supply 2.97 to 3.63 volts. signal name: vss signal description: signal ground signal type: supply 0.0 volts.
ds21q42 22 of 116 4. ds21q42 register map table 4-1. register map sorted by address address r/w register name register abbreviation 00 r/w hdlc control hcr 01 r/w hdlc status hsr 02 r/w hdlc interrupt mask himr 03 r/w receive hdlc information rhir 04 r/w receive bit oriented code rboc 05 r receive hdlc fifo rhfr 06 r/w transmit hdlc information thir 07 r/w transmit bit oriented code tboc 08 w transmit hdlc fifo thfr 09 ? not used (set to 00h) 0a r/w common control 7 ccr7 0b ? not used (set to 00h) 0c ? not used (set to 00h) 0d ? not used (set to 00h) 0e ? not used (set to 00h) 0f r device id idr 10 r/w receive information 3 rir3 11 r/w common control 4 ccr4 12 r/w in?band code control ibcc 13 r/w transmit code definition tcd 14 r/w receive up code definition rupcd 15 r/w receive down code definition rdncd 16 r/w transmit channel control 1 tcc1 17 r/w transmit channel control 2 tcc2 18 r/w transmit channel control 3 tcc3 19 r/w common control 5 ccr5 1a r transmit ds0 monitor tds0m 1b r/w receive channel control 1 rcc1 1c r/w receive channel control 2 rcc2 1d r/w receive channel control 3 rcc3 1e r/w common control 6 ccr6 1f r receive ds0 monitor rds0m 20 r/w status 1 sr1 21 r/w status 2 sr2 22 r/w receive information 1 rir1 23 r line code violation count 1 lcvcr1 24 r line code violation count 2 cvcr2 25 r path code violation count 1 pcvcr1 26 r path code violation count 2 pcvcr2 27 r multiframe out of sync count 2 moscr2 28 r receive fdl register rfdl 29 r/w receive fdl match 1 rmtch1
ds21q42 23 of 116 address r/w register name register abbreviation 2a r/w receive fdl match 2 rmtch2 2b r/w receive control 1 rcr1 2c r/w receive control 2 rcr2 2d r/w receive mark 1 rmr1 2e r/w receive mark 2 rmr2 2f r/w receive mark 3 rmr3 30 r/w common control 3 ccr3 31 r/w receive information 2 rir2 32 r/w transmit channel blocking 1 tcbr1 33 r/w transmit channel blocking 2 tcbr2 34 r/w transmit channel blocking 3 tcbr3 35 r/w transmit control 1 tcr1 36 r/w transmit control 2 tcr2 37 r/w common control 1 ccr1 38 r/w common control 2 ccr2 39 r/w transmit transparency 1 ttr1 3a r/w transmit transparency 2 ttr2 3b r/w transmit transparency 3 ttr3 3c r/w transmit idle 1 tir1 3d r/w transmit idle 2 tir2 3e r/w transmit idle 3 tir3 3f r/w transmit idle definition tidr 40 r/w transmit channel 9 tc9 41 r/w transmit channel 10 tc10 42 r/w transmit channel 11 tc11 43 r/w transmit channel 12 tc12 44 r/w transmit channel 13 tc13 45 r/w transmit channel 14 tc14 46 r/w transmit channel 15 tc15 47 r/w transmit channel 16 tc16 48 r/w transmit channel 17 tc17 49 r/w transmit channel 18 tc18 4a r/w transmit channel 19 tc19 4b r/w transmit channel 20 tc20 4c r/w transmit channel 21 tc21 4d r/w transmit channel 22 tc22 4e r/w transmit channel 23 tc23 4f r/w transmit channel 24 tc24 50 r/w transmit channel 1 tc1 51 r/w transmit channel 2 tc2 52 r/w transmit channel 3 tc3 53 r/w transmit channel 4 tc4 54 r/w transmit channel 5 tc5 55 r/w transmit channel 6 tc6 56 r/w transmit channel 7 tc7 57 r/w transmit channel 8 tc8
ds21q42 24 of 116 address r/w register name register abbreviation 58 r/w receive channel 17 rc17 59 r/w receive channel 18 rc18 5a r/w receive channel 19 rc19 5b r/w receive channel 20 rc20 5c r/w receive channel 21 rc21 5d r/w receive channel 22 rc22 5e r/w receive channel 23 rc23 5f r/w receive channel 24 rc24 60 r receive signaling 1 rs1 61 r receive signaling 2 rs2 62 r receive signaling 3 rs3 63 r receive signaling 4 rs4 64 r receive signaling 5 rs5 65 r receive signaling 6 rs6 66 r receive signaling 7 rs7 67 r receive signaling 8 rs8 68 r receive signaling 9 rs9 69 r receive signaling 10 rs10 6a r receive signaling 11 rs11 6b r receive signaling 12 rs12 6c r/w receive channel blocking 1 rcbr1 6d r/w receive channel blocking 2 rcbr2 6e r/w receive channel blocking 3 rcbr3 6f r/w interrupt mask 2 imr2 70 r/w transmit signaling 1 ts1 71 r/w transmit signaling 2 ts2 72 r/w transmit signaling 3 ts3 73 r/w transmit signaling 4 ts4 74 r/w transmit signaling 5 ts5 75 r/w transmit signaling 6 ts6 76 r/w transmit signaling 7 ts7 77 r/w transmit signaling 8 ts8 78 r/w transmit signaling 9 ts9 79 r/w transmit signaling 10 ts10 7a r/w transmit signaling 11 ts11 7b r/w transmit signaling 12 ts12 7c ? not used (set to 00h) 7d r/w test 1 test1 (set to 00h) 7e r/w transmit fdl register tfdl 7f r/w interrupt mask register 1 imr1 80 r/w receive channel 1 rc1 81 r/w receive channel 2 rc2 82 r/w receive channel 3 rc3 83 r/w receive channel 4 rc4 84 r/w receive channel 5 rc5 85 r/w receive channel 6 rc6
ds21q42 25 of 116 address r/w register name register abbreviation 86 r/w receive channel 7 rc7 87 r/w receive channel 8 rc8 88 r/w receive channel 9 rc9 89 r/w receive channel 10 rc10 8a r/w receive channel 11 rc11 8b r/w receive channel 12 rc12 8c r/w receive channel 13 rc13 8d r/w receive channel 14 rc14 8e r/w receive channel 15 rc15 8f r/w receive channel 16 rc16 90 r/w receive hdlc ds0 control register 1 rdc1 91 r/w receive hdlc ds0 control register 2 rdc2 92 r/w transmit hdlc ds0 control register 1 tdc1 93 r/w transmit hdlc ds0 control register 2 tdc2 94 r/w interleave bus operation register ibo 95 ? not used (set to 00h) 96 r/w test 2 test2 (set to 00h) 97 ? not used (set to 00h) 98 ? not used (set to 00h) 99 ? not used (set to 00h) 9a ? not used (set to 00h) 9b ? not used (set to 00h) 9c ? not used (set to 00h) 9d ? not used (set to 00h) 9e ? not used (set to 00h) 9f ? not used (set to 00h) notes: 1) test registers 1 and 2 are used only by the factory; th ese registers must be cleared (set to all zeros) on power? up initialization to insure proper operation. 2) register banks axh, bxh, cxh, dxh, exh, and fxh are not accessible.
ds21q42 26 of 116 5. parallel port the ds21q42 is controlled via either a nonmultiple xed (mux = 0) or a multiplexed (mux = 1) bus by an external microcontroller or microprocessor. the ds21q42 can operate with either intel or motorola bus timing configurations. if the bts pin is tied low, intel timing will be selected; if tied high, motorola timing will be selected. all motorola bus signals are listed in parenthesis (). see the timing diagrams in the a.c. electrical characteristics in section 21 for more details. 6. control, id, and test registers the operation of each framer within the ds21q42 is configured via a set of eleven control registers. typically, the control registers are only accessed when the system is first powered up. once a channel in the ds21q42 has been initialized, the control register s will only need to be accessed when there is a change in the system configuration. there are two receive control register (rcr1 and rcr2), two transmit control registers (tcr1 and tcr2), and seven common control registers (ccr1 to ccr7). each of the eleven registers are described in this s ection. there is a device id entification register (idr) at address 0fh. the msb of this read?only register is fixed to a zero indicating that the ds21q42 is present. the e1 pin?for?pin compatible version of the ds21q42 is the ds21q44 and it also has an id register at address 0fh and the user can read the msb to determine which chip is present since in the ds21q42 the msb will be set to a zero and in the ds21q44 it will be set to a one. the lower 4 bits of the idr are used to display the die revision of the chip. power?up sequence the ds21q42 does not automatically clear its register space on power?up. after the supplies are stable, each of the four framer?s register space should be conf igured for operation by writing to all of the internal registers. this includes setting the te st and all unused registers to 00hex. this can be accomplished using a two-pass approach on each framer within the ds21q42. 1. clear framer?s register space by writing 00h to the addresses 00h through 09fh. 2. program required registers to ach ieve desired operating mode. note: when emulating the ds21q41 feature set (fms = 1), the full address space (00h through 09fh) must be initialized. ds21q41 emulation requires address pin a7 to be used. finally, after the tsysclk and rs ysclk inputs are stable, the esr b it should be toggled from a zero to a one (this step can be skipped if the elastic stores are disabled).
ds21q42 27 of 116 idr: device identi fication register (address=0f hex) (msb) (lsb) t1e1 0 0 0 id3 id2 id1 id0 symbol position name and description t1e1 idr.7 t1 or e1 chip determination bit. 0=t1 chip 1=e1 chip id3 idr.3 chip revision bit 3. msb of a decimal code that represents the chip revision. id2 idr.1 chip revision bit 2. id1 idr.2 chip revision bit 1. id0 idr.0 chip revision bit 0. lsb of a decimal code that represents the chip revision. rcr1: receive control register 1 (address=2b hex) (msb) (lsb) lcvcrf arc oof1 oof2 syncc synct synce resync symbol position name and description lcvcrf rcr1.7 line code violation count register function select. 0 = do not count excessive zeros 1 = count excessive zeros arc rcr1.6 auto resync criteria. 0 = resync on oof or rcl event 1 = resync on oof only oof1 rcr1.5 out of frame select 1. 0 = 2/4 frame bits in error 1 = 2/5 frame bits in error oof2 rcr1.4 out of frame select 2. 0 = follow rcr1.5 1 = 2/6 frame bits in error syncc rcr1.3 sync criteria. in d4 framing mode. 0 = search for ft pattern, then search for fs pattern 1 = cross couple ft and fs pattern in esf framing mode. 0 = search for fps pattern only 1 = search for fps and verify with crc6 synct rcr1.2 sync time. 0 = qualify 10 bits 1 = qualify 24 bits
ds21q42 28 of 116 symbol position name and description synce rcr1.1 sync enable. 0 = auto resync enabled 1 = auto resync disabled resync rcr1.0 resync. when toggled from low to high, a resynchronization of the receive side framer is initiated. mu st be cleared and set again for a subsequent resync. rcr2: receive control register 2 (address=2c hex) (msb) (lsb) rcs rzbtsi rsdw rsm rsio rd4ym fsbe moscrf symbol position name and description rcs rcr2.7 receive code select. see section 11 for more details. 0 = idle code (7f hex) 1 = digital milliwatt code (1e/0b/0b/1e/9e/8b/8b/9e hex) rzbtsi rcr2.6 receive side zbtsi enable. 0 = zbtsi disabled 1 = zbtsi enabled rsdw rcr2.5 rsync double?wide. (note: this bit must be set to zero when rcr2.4 = 1 or when rcr2.3 = 1) 0 = do not pulse double wide in signaling frames 1 = do pulse double wide in signaling frames rsm rcr2.4 rsync mode select. (a don?t care if rsync is programmed as an input) 0 = frame mode (see the timing in section 20) 1 = multiframe mode (see the timing in section 20) rsio rcr2.3 rsync i/o select. (note: this bit must be set to zero when ccr1.2 = 0) 0 = rsync is an output 1 = rsync is an input (only va lid if elastic store enabled) rd4ym rcr2.2 receive side d4 yellow alarm select. 0 = zeros in bit 2 of all channels 1 = a one in the s?bit position of frame 12 fsbe rcr2.1 pcvcr fs?bit error report enable. 0 = do not report bit errors in fs?bit position; only ft bit position 1 = report bit errors in fs?bit position as well as ft bit position moscrf rcr2.0 multiframe out of sync count register function select. 0 = count errors in the framing bit position 1 = count the number of multiframes out of sync
ds21q42 29 of 116 tcr1: transmit control register 1 (address=35 hex) (msb) (lsb) lotcmc tfpt tcpt tsse gb7s tfdls tbl tyel symbol position name and description lotcmc tcr1.7 loss of transmit clock mux control. determines whether the transmit side formatter should sw itch to rclk if the tclk input should fail to transition (see figure 1.1 for details). 0 = do not switch to rclk if tclk stops 1 = switch to rclk if tclk stops tfpt tcr1.6 transmit f?bit pass through. (see note below) 0 = f bits sourced internally 1 = f bits sampled at tser tcpt tcr1.5 transmit crc pass through. (see note below) 0 = source crc6 bits internally 1 = crc6 bits sampled at tser during f?bit time tsse tcr1.4 software signaling insertion enable. (see note below) 0 = no signaling is inserted in any channel 1 = signaling is inserted in all ch annels from the ts1-ts12 registers (the ttr registers can be used to block insertion on a channel by channel basis) gb7s tcr1.3 global bit 7 stuffing. (see note below) 0 = allow the ttr registers to determine which channels containing all zeros are to be bit 7 stuffed 1 = force bit 7 stuffing in all zero byte channels regardless of how the ttr registers are programmed tfdls tcr1.2 tfdl register select. (see note below) 0 = source fdl or fs bits from the internal tfdl register (legacy fdl support mode) 1 = source fdl or fs bits from the internal hdlc/boc controller or the tlink pin tbl tcr1.1 transmit blue alarm. (see note below) 0 = transmit data normally 1 = transmit an unframed all one?s code at tpos and tneg tyel tcr1.0 transmit yellow alarm. (see note below) 0 = do not transmit yellow alarm 1 = transmit yellow alarm note: for a description of how the bits in tcr1 affect the transmit side formatter, see figure 20-15.
ds21q42 30 of 116 tcr2: transmit control register 2 (address=36 hex) (msb) (lsb) test1 test0 tzbtsi tsdw tsm tsio td4ym tb7zs symbol position name and description test1 tcr2.7 test mode bit 1 for output pins. see table 6?1. test0 tcr2.6 test mode bit 0 for output pins. see table 6?1. tzbtsi tcr2.5 transmit side zbtsi enable. 0 = zbtsi disabled 1 = zbtsi enabled tsdw tcr2.4 tsync double?wide. (note: this bit must be set to zero when tcr2.3=1 or when tcr2.2=0) 0 = do not pulse double?wide in signaling frames 1 = do pulse double?wide in signaling frames tsm tcr2.3 tsync mode select. 0 = frame mode (see the timing in section 20) 1 = multiframe mode (see the timing in section 20) tsio tcr2.2 tsync i/o select. 0 = tsync is an input 1 = tsync is an output td4ym tcr2.1 transmit side d4 yellow alarm select. 0 = zeros in bit 2 of all channels 1 = a one in the s?bit position of frame 12 tb7zs tcr2.0 transmit side bit 7 zero suppression enable. 0 = no stuffing occurs 1 = bit 7 force to a one in channels with all zeros table 6-1. output pin test modes test 1 test 0 affect on output pins 0 0 operate normally 0 1 force all of the selected framer?s output pins 3?state (excludes other ? ? framers i/o pins and parallel port pins) 1 0 force all of the selected framer?s output pins low (excludes other ? ? framers i/o pins and parallel port pins) 11 force all of the selected framer?s output pins high (excludes other framers i/o pins and parallel port pins)
ds21q42 31 of 116 ccr1: common control register 1 (address=37 hex) (msb) (lsb) tese odf rsao tsclkm rsclkm rese plb flb symbol position name and description tese ccr1.7 transmit elastic store enable. 0 = elastic store is bypassed 1 = elastic store is enabled odf ccr1.6 output data format. 0 = bipolar data at tpos and tneg 1 = nrz data at tpos; tneg = 0 rsao ccr1.5 receive signaling all one?s. this bit should not be enabled if hardware signaling is being utilized. see section 10 for more details. 0 = allow robbed signaling bits to appear at rser 1 = force all robbed signaling bits at rser to one tsclkm ccr1.4 tsysclk mode select. 0 = if tsysclk is 1.544 mhz 1 = if tsysclk is 2.048 mhz rsclkm ccr1.3 rsysclk mode select. 0 = if rsysclk is 1.544 mhz 1 = if rsysclk is 2.048 mhz rese ccr1.2 receive elastic store enable. 0 = elastic store is bypassed 1 = elastic store is enabled plb ccr1.1 payload loopback. 0 = loopback disabled 1 = loopback enabled flb ccr1.0 framer loopback. 0 = loopback disabled 1 = loopback enabled payload loopback when ccr1.1 is set to a one, the ds21q42 will be for ced into payload loopback (plb). normally, this loopback is only enabled when esf framing is being performed but can be enabled also in d4 framing applications. in a plb situation, the ds21q42 w ill loop the 192 bits of payload data (with bpvs corrected) from the receive section back to th e transmit section. the fps framing pattern, crc6 calculation, and the fdl bits are not looped back, th ey are reinserted by the ds21q42. when plb is enabled, the following will occur: 1) data will be transmitted from the tpos and tneg pins synchronous with rclk instead of tclk 2) all of the receive side signals will continue to operate normally. 3) the tchclk and tchblk signals are forced low. 4) data at the tser and tsig pins is ignored. 5) the tlclk signal will become synchronous with rclk instead of tclk.
ds21q42 32 of 116 framer loopback when ccr1.0 is set to a one, the ds21q42 will enter a framer loopback (flb) mode. this loopback is useful in testing and debugging applications. in flb, the ds21q42 will loop data from the transmit side back to the receive side. when flb is enabled, the following will occur: 1) an unframed all 1?s code will be transmitted at tpos and tneg. 2) data at rpos and rneg will be ignored. 3) all receive side signals will take on timing synchronous with tclk instead of rclk. please note that it is not acceptable to have rclk tie d to tclk during this loopback because this will cause an unstable condition. ccr2: common control register 2 (address=38 hex) (msb) (lsb) tfm tb8zs tslc96 tzse rfm rb8zs rslc96 rzse symbol position name and description tfm ccr2.7 transmit frame mode select. 0 = d4 framing mode 1 = esf framing mode tb8zs ccr2.6 transmit b8zs enable. 0 = b8zs disabled 1 = b8zs enabled tslc96 ccr2.5 transmit slc?96 / fs?bit insertion enable. only set this bit to a one in d4 framing applications. must be set to one to source the fs pattern. see section 15 for details. 0 = slc?96/fs?bit insertion disabled 1 = slc?96/fs?bit insertion enabled tzse ccr2.4 transmit fdl zero stuffer enable. set this bit to zero if using the internal hdlc/boc controller instead of the legacy support for the fdl. see section 15 for details. 0 = zero stuffer disabled 1 = zero stuffer enabled rfm ccr2.3 receive frame mode select. 0 = d4 framing mode 1 = esf framing mode rb8zs ccr2.2 receive b8zs enable. 0 = b8zs disabled 1 = b8zs enabled rslc96 ccr2.1 receive slc?96 enable. only set this bit to a one in d4/slc?96 framing applications. s ee section 15 for details. 0 = slc?96 disabled 1 = slc?96 enabled rzse ccr2.0 receive fdl zero destuffer enable. set this bit to zero if using the internal hdlc/boc controller instead of the legacy support for the fdl. see section 15 for details. 0 = zero destuffer disabled 1 = zero destuffer enabled
ds21q42 33 of 116 ccr3: common control register 3 (address=30 hex) (msb) lsb) resmdm tclksrc rlosf rsms pde ecus tloop tesmdm symbol position name and description resmdm ccr3.7 receive elastic store minimum delay mode. see section 13 for details. 0 = elastic stores operate at full two frame depth 1 = elastic stores operate at 32?bit depth tclksrc ccr3.6 transmit clock source select. this function allows the user to internally select rclk as the clock source for the transmit side formatter. 0 = transmit side formatter clocked with signal applied at tclk pin. lotc mux function is operational (tcr1.7) 1 = transmit side formatter clocked with rclk. rlosf ccr3.5 function of the rlos/lotc output. active only when fms = 1 (ds21q41 emulation). 0 = receive loss of sync (rlos) 1 = loss of transmit clock (lotc) rsms ccr3.4 rsync multiframe skip control. useful in framing format conversions from d4 to esf. th is function is not available when the receive side elastic store is enabled. 0 = rsync will output a pulse at every multiframe 1 = rsync will output a pulse at every other multiframe note: for this bit to have any affect, the rsync must be set to output multiframe pulses (rcr2.4=1 and rcr2.3=0). pde ccr3.3 pulse density enforcer enable. 0 = disable transmit pulse density enforcer 1 = enable transmit pulse density enforcer ecus ccr3.2 error counter update select. see section 8 for details. 0 = update error counters once a second 1 = update error counters every 42 ms (333 frames) tloop ccr3.1 transmit loop code enable. see section 16 for details. 0 = transmit data normally 1 = replace normal transmitted data with repeating code as defined in tcd register tesmdm ccr3.0 transmit elastic store minimum delay mode. see section 13 for details. 0 = elastic stores operate at full two frame depth 1 = elastic stores operate at 32?bit depth
ds21q42 34 of 116 pulse density enforcer the framer always examines both the transmit and receive data streams for violations of the following rules which are required by ansi t1.403: ? no more than 15 consecutive zeros ? at least n ones in each and every time window of 8 x (n +1) bits where n = 1 through 23 violations for the transmit and receive data st reams are reported in the rir2.0 and rir2.1 bits respectively. when the ccr3.3 is set to one, the ds 21q42 will force the transmitted stream to meet this requirement no matter the content of the transmitted stream. when running b8zs, the ccr3.3 bit should be set to zero since b8zs encoded data stre ams cannot violate the pul se density requirements. ccr4: common control register 4 (address=11 hex) (msb) (lsb) rsre rpcsi rfsa1 rfe rff thse tpcsi tirfs symbol position name and description rsre ccr4.7 receive side signaling re?insertion enable. see section 10 for details. 0 = do not re?insert signaling bits into the data stream presented at the rser pin 1 = reinsert the signaling bits into data stream presented at the rser pin rpcsi ccr4.6 receive per?channel signaling insert. see section 10 for more details. 0 = do not use rchblk to deter mine which channels should have signaling re?inserted 1 = use rchblk to determine which channels should have signaling re?inserted rfsa1 ccr4.5 receive force signaling all ones. see section 10 for more details. 0 = do not force extracted robbed?bit signaling bit positions to a one 1 = force extracted robbed?bit signaling bit positions to a one rfe ccr4.4 receive freeze enable. see section 10 for details. 0 = no freezing of receive signaling data will occur 1 = allow freezing of receive sign aling data at rsig (and rser if ccr4.7 = 1). rff ccr4.3 receive force freeze. freezes receive side signaling at rsig (and rser if ccr4.7=1); will override receive freeze enable (rfe). see section 10 for details. 0 = do not force a freeze event 1 = force a freeze event
ds21q42 35 of 116 symbol position name and description thse ccr4.2 transmit hardware signa ling insertion enable. see section 10 for details. 0 = do not insert signaling from the tsig pin into the data stream presented at the tser pin. 1 = insert the signaling from the tsig pin into data stream presented at the tser pin. tpcsi ccr4.1 transmit per?channel signaling insert. see section 10 for details. 0 = do not use tchblk to determine which channels should have signaling inserted from the tsig pin. 1 = use tchblk to determin e which channels should have signaling inserted from the tsig pin. tirfs ccr4.0 transmit idle registers (tir) function select. see section 11 for timing details. 0 = tirs define in which ch annels to insert idle code 1 = tirs define in which channels to insert data from rser (i.e., per = channel loopback function) ccr5: common control register 5 (address=19 hex) (msb) (lsb) tjc ? ? tcm4 tcm3 tcm2 tcm1 tcm0 symbol position name and description tjc ccr5.7 transmit japanese crc6 enable. 0 = use ansi/at&t/itu crc6 calculation (normal operation) 1 = use japanese standard jt?g704 crc6 calculation ? ccr5.6 not assigned. must be set to zero when written. ? ccr5.5 not assigned. must be set to zero when written. tcm4 ccr5.4 transmit channel monitor bit 4. msb of a channel decode that determines which transmit channel data will appear in the tds0m register. see section 9 for details. tcm3 ccr5.3 transmit channel monitor bit 3. tcm2 ccr5.2 transmit channel monitor bit 2. tcm1 ccr5.1 transmit channel monitor bit 1. tcm0 ccr5.0 transmit channel monitor bit 0. lsb of the channel decode.
ds21q42 36 of 116 ccr6: common control register 6 (address=1e hex) (msb) (lsb) rjc resalgn tesalgn rcm4 rcm3 rcm2 rcm1 rcm0 symbol position name and description rjc ccr6.7 receive japanese crc6 enable. 0 = use ansi/at&t/itu crc6 calculation (normal operation) 1 = use japanese standard jt?g704 crc6 calculation resalgn ccr6.6 receive elastic store align. setting this bit from a zero to a one may force the receive elastic store?s write/read pointers to a minimum separation of half a frame. no action will be taken if the pointer separation is already greate r or equal to half a frame. if pointer separation is less then half a frame, the command will be executed and data will be disrupt ed. should be toggled after rsysclk has been applied and is st able. must be cleared and set again for a subsequent align. see section 13 for details. tesalgn ccr6.5 transmit elastic store align. setting this bit from a zero to a one may force the transmit elastic store?s write/read pointers to a minimum separation of half a frame. no action will be taken if the pointer separation is already greate r or equal to half a frame. if pointer separation is less then half a frame, the command will be executed and data will be disrupt ed. should be toggled after tsysclk has been applied and is st able. must be cleared and set again for a subsequent align. see section 13 for details. rcm4 ccr6.4 receive channel monitor bit 4. msb of a channel decode that determines which receive channel data will appear in the rds0m register. see section 9 for details. rcm3 ccr6.3 receive channel monitor bit 3. rcm2 ccr6.2 receive channel monitor bit 2. rcm1 ccr6.1 receive channel monitor bit 1. rcm0 ccr6.0 receive channel monitor bit 0. lsb of the channel decode.
ds21q42 37 of 116 ccr7: common control register 7 (address=0a hex) (msb) (lsb) - rlb resr tesr - - - - symbol position name and description ? ccr7.7 not assigned. should be set to zero when written to. rlb ccr7.6 remote loopback. 0 = loopback disabled 1 = loopback enabled resr ccr7.5 receive elastic store reset. setting this bit from a zero to a one will force the receive elastic store to a depth of one frame. receive data is lost during the reset. should be toggled after rsysclk has been applied and is stable. do not leave this bit set high. tesr ccr7.4 transmit elastic store reset. setting this bit from a zero to a one will force the transmit elastic store to a depth of one frame. transmit data is lost during the reset. should be toggled after tsysclk has been applied and is st able. do not leave this bit set high. ? ccr7.3 not assigned. should be set to zero when written to. ? ccr7.2 not assigned. should be set to zero when written to. ? ccr7.1 not assigned. should be set to zero when written to. ? ccr7.0 not assigned. should be set to zero when written to. remote loopback when ccr7.6 is set to a one, the ds21q42 will be fo rced into remote loopback (rlb). in this loopback, data input via the rpos a nd rneg pins will be transmitted b ack to the tpos and tneg pins. data will continue to pass through the receive side framer of the ds21q42 as it would normally and the data from the transmit side formatter will be ignored. please see figure 1-1 for more details. 7. status and information registers there is a set of nine registers per channel that contain information on the current real time status of a framer in the ds21q42, status register 1 (sr1), status register 2 (sr2 ), receive information registers 1 to 3 (rir1/rir2/rir3) and a set of four regi sters for the onboard hdlc and boc controller. the specific details on the four register s pertaining to the hdlc and boc controller are covered in section 15 but they operate the same as the other status re gisters in the ds21q42 and th is operation is described below. when a particular event has occurred (or is occurring), the appropriate bit in one of these nine registers will be set to a one. all of the bits in sr1, sr2, rir1, rir2, and rir3 registers operate in a latched fashion. this means that if an event or an alarm occurs and a bit is set to a one in any of the registers, it will remain set until the user reads that bit. the bit will be cleared when it is read and it will not be set again until the event has occurred again (or in the case of the rbl, ryel, lrcl, and rlos alarms, the bit will remain set if the alarm is still present). there are bits in the four hdlc and boc status registers that are not latched and these bits are listed in section 15.
ds21q42 38 of 116 the user will always precede a read of any of the nine registers with a write. the byte written to the register will inform the ds21q42 which bits the user wishes to read and have cleared. the user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. when a one is written to a bit location, the read register will be updated with the latest information. when a zero is written to a bit position, the read register will not be updated and the pr evious value will be held. a write to the status and information registers will be immediately followed by a read of the same register. the read result should be logically and?ed with the mask byte th at was just written and th is value should be written back into the same register to insure that bit doe s indeed clear. this second write step is necessary because the alarms and events in th e status registers occur asynchronous ly in respect to their access via the parallel port. this write?read? write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the ot her bits in the register. this operation is key in controlling the ds21q42 with higher?order software languages. the sr1, sr2, and fdls registers have the unique ability to initiate a hardware interrupt via the int* output pin. each of the alarms and events in the sr1, sr2, and hsr can be e ither masked or unmasked from the interrupt pin via the interrupt mask register 1 (imr1), interrupt mask register 2 (imr2), and hdlc interrupt mask register (himr) respectively. the fimr register is covered in section 15. the interrupt status register can be used to determine which framer is requesting interrupt servicing and the type of the reque st: status or the hdlc controller. the interrupts caused by alarms in sr1 (namel y ryel, rcl, rbl, rlos and lotc) act differently than the interrupts caused by events in sr1 and sr2 (namely lup, ldn, rslip, rmf, tmf, sec, rfdl, tfdl, rmtch, raf, and rsc) and himr. the alarm caused interrupts will force the int* pin low whenever the alarm changes state (i.e., the alarm goes active or inactive according to the set/clear criteria in table 7-1). the int* pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present. the event caused interrupts will force the int* pin low when the event occurs. the int* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur. isr: interrupt status register (any address from a0h to ffh) (msb) (lsb) f3hdlc f3sr f2hdlc f2sr f1hdlc f1sr f0hdlc f0sr symbol position name and description f3hdlc isr.7 framer 3 hdlc controller interrupt request. 0 = no interrupt request pending. 1 = interrupt request pending. f3sr isr.6 framer 3 sr1 or sr2 interrupt request. 0 = no interrupt request pending. 1 = interrupt request pending. f2hdlc isr.5 framer 2 hdlc controller interrupt request. 0 = no interrupt request pending. 1 = interrupt request pending.
ds21q42 39 of 116 symbol position name and description f2sr isr.4 framer 2 sr1 or sr2 interrupt request. 0 = no interrupt request pending. 1 = interrupt request pending. f1hdlc isr.3 framer 1 hdlc controller interrupt request. 0 = no interrupt request pending. 1 = interrupt request pending. f1sr isr.2 framer 1 sr1 or sr2 interrupt request. 0 = no interrupt request pending. 1 = interrupt request pending. f0hdlc isr.1 framer 0 hdlc controller interrupt request. 0 = no interrupt request pending. 1 = interrupt request pending. f0sr isr 0 framer 0 sr1 or sr2 interrupt request. 0 = no interrupt request pending. 1 = interrupt request pending. rir1: receive information register 1 (address=22 hex) (msb) (lsb) cofa 8zd 16zd resf rese sefe b8zs fbe symbol position name and description cofa rir1.7 change of frame alignment. set when the last resync resulted in a change of frame or multiframe alignment. 8zd rir1.6 eight zero detect. set when a string of at least eight consecutive zeros (regardless of the length of the string) have been received at rpos and rneg. 16zd rir1.5 sixteen zero detect. set when a string of at least sixteen consecutive zeros (regardless of the length of the string) have been received at rpos and rneg. resf rir1.4 receive elastic store full. set when the receive elastic store buffer fills and a frame is deleted. rese rir1.3 receive elastic store empty. set when the receive elastic store buffer empties and a frame is repeated. sefe rir1.2 severely errored framing event. set when 2 out of 6 framing bits (ft or fps) are received in error. b8zs rir1.1 b8zs code word detect. set when a b8zs code word is detected at rpos and rneg independent of whether the b8zs mode is selected or not via ccr2.6. useful for automatically setting the line coding. fbe rir1.0 frame bit error. set when a ft (d4) or fps (esf) framing bit is received in error.
ds21q42 40 of 116 rir2: receive information register 2 (address=31 hex) (msb) (lsb) rlosc rclc tesf tese tslip rblc rpdv tpdv symbol position name and description rlosc rir2.7 receive loss of sync clear. set when the framer achieves synchronization; will remain set until read. rclc rir2.6 receive carrier loss clear. set when the carrier signal is restored; will remain set until read. see table 7-1. tesf rir2.5 transmit elastic store full. set when the transmit elastic store buffer fills and a frame is deleted. tese rir2.4 transmit elastic store empty. set when the transmit elastic store buffer empties and a frame is repeated. tslip rir2.3 transmit elastic store slip occurrence. set when the transmit elastic store has either repeated or deleted a frame. rblc rir2.2 receive blue alarm clear. set when the blue alarm (ais) is no longer detected; will remain set until read. see table 7- 1. rpdv rir2.1 receive pulse density violation. set when the receive data stream does not meet the an si t1.403 requirements for pulse density. tpdv rir2.0 transmit pulse density violation. set when the transmit data stream does not meet the ansi t1.403 requirements for pulse density. rir3: receive information register 3 (address=10 hex) (msb) (lsb) --- lorc - - - rais-ci symbol position name and description ? rir3.7 not assigned. could be any value when read. ? rir3.6 not assigned. could be any value when read. ? rir3.5 not assigned. could be any value when read. lorc rir3.4 loss of receive clock. set when the rclk pin has not transitioned for at least 2 us (3 us ??1 us). ? rir3.3 not assigned. could be any value when read. ? rir3.2 not assigned. could be any value when read. ? rir3.1 not assigned. could be any value when read. rais-ci rir3.0 receive ais-ci detect. set when the ais-ci pattern is detected.
ds21q42 41 of 116 sr1: status register 1 (address=20 hex) (msb) (lsb) lup ldn lotc rslip rbl ryel rcl rlos symbol position name and description lup sr1.7 loop up code detected. set when the loop up code as defined in the rupcd register is being received. see section 16 for details. ldn sr1.6 loop down code detected. set when the loop down code as defined in the rdncd register is being received. see section 16 for details. lotc sr1.5 loss of transmit clock. set when the tclk pin has not transitioned for one channel time (or 5.2 us). will force the rlos/lotc pin high if enabled via ccr3.5. also will force transmit side formatter to switch to rclk if so enabled via tcr1.7. rslip sr1.4 receive elastic store slip occurrence. set when the receive elastic store has either repeated or deleted a frame. rbl sr1.3 receive blue alarm. set when an unframe d all one?s code is received at rpos and rneg. ryel sr1.2 receive yellow alarm. set when a yellow alarm is received at rpos and rneg. rcl sr1.1 receive carrier loss. set when a red alarm is received at rpos and rneg. rlos sr1.0 receive loss of sync. set when the device is not synchronized to the receive t1 stream.
ds21q42 42 of 116 table 7-1. alarm criteria alarm set criteria clear criteria blue alarm (ais) (see note 1 below) when over a 3 ms window, 5 or less zeros are received when over a 3 ms window, 6 or more zeros are received yellow alarm (rai) 1. d4 bit 2 mode(rcr2.2=0) when bit 2 of 256 consecutive channels is set to zero for at least 254 occurrences when bit 2 of 256 consecutive channels is set to zero for less than 254 occurrences 2. d4 12th f?bit mode (rcr2.2=1; this mode is also referred to as the ?japanese yellow alarm?) when the 12th framing bit is set to one for two consecutive occurrences when the 12th framing bit is set to zero for two consecutive occurrences 3. esf mode when 16 consecutive patterns of 00ff appear in the fdl when 14 or less patterns of 00ff hex out of 16 possible appear in the fdl red alarm (rcl) (this alarm is also referred to as loss of signal) when 192 consecutive zeros are received when 14 or more ones out of 112 possible bit positions are received starting with the first one received notes: 1) the definition of blue alarm (or alarm indication si gnal) is an unframed all ones signal. blue alarm detectors should be able to operate properly in the presence of a 10?3 error rate and they should not falsely trigger on a framed all ones signal. the blue alarm criteria in the ds21q42 has been set to achieve this performance. it is recommended that the rbl bit be qualified with the rlos bit. 2) ansi specifications use a different nomenclature than the ds21q42 does; the following terms are equivalent: rbl = ais rcl = los rlos = lof ryel = rai
ds21q42 43 of 116 sr2: status register 2 (address=21 hex) (msb) (lsb) rmf tmf sec rfdl tfdl rmtch raf rsc symbol position name and description rmf sr2.7 receive multiframe. set on receive multiframe boundaries. tmf sr2.6 transmit multiframe. set on transmit multiframe boundaries. sec sr2.5 one second timer. set on increments of one second based on rclk; will be set in increments of 999 ms, 999 ms, and 1002 ms every 3 seconds. rfdl sr2.4 receive fdl buffer full. set when the receive fdl buffer (rfdl) fills to capacity (8 bits). tfdl sr2.3 transmit fdl buffer empty. set when the transmit fdl buffer (tfdl) empties. rmtch sr2.2 receive fdl match occurrence. set when the rfdl matches either rmtch1 or rmtch2. raf sr2.1 receive fdl abort. set when eight consecutive one?s are received in the fdl. rsc sr2.0 receive signaling change. set when the ds21q42 detects a change of state in any of the robbed?bit signaling bits. imr1: interrupt mask register 1 (address=7f hex) (msb) (lsb) (lsb) lup ldn lotc slip rbl ryel rcl rlos symbol position name and description lup imr1.7 loop up code detected. 0 = interrupt masked 1 = interrupt enabled ldn imr1.6 loop down code detected. 0 = interrupt masked 1 = interrupt enabled lotc imr1.5 loss of transmit clock. 0 = interrupt masked 1 = interrupt enabled slip imr1.4 elastic store slip occurrence. 0 = interrupt masked 1 = interrupt enabled rbl imr1.3 receive blue alarm. 0 = interrupt masked 1 = interrupt enabled rye imr1.2 receive yellow alarm. 0 = interrupt masked 1 = interrupt enabled
ds21q42 44 of 116 symbol position name and description rcl imr1.1 receive carrier loss. 0 = interrupt masked 1 = interrupt enabled rlos imr1.0 receive loss of sync. 0 = interrupt masked 1 = interrupt enabled imr2: interrupt mask register 2 (address=6f hex) (msb) (lsb) (lsb) rmf tmf sec rfdl tfdl rmtch raf rsc symbol position name and description rmf imr2.7 receive multiframe. 0 = interrupt masked 1 = interrupt enabled tmf imr2.6 transmit multiframe. 0 = interrupt masked 1 = interrupt enabled sec imr2.5 one second timer. 0 = interrupt masked 1 = interrupt enabled rfdl imr2.4 receive fdl buffer full. 0 = interrupt masked 1 = interrupt enabled tfdl imr2.3 transmit fdl buffer empty. 0 = interrupt masked 1 = interrupt enabled rmtch imr2.2 receive fdl match occurrence. 0 = interrupt masked 1 = interrupt enabled raf imr2.1 receive fdl abort. 0 = interrupt masked 1 = interrupt enabled rsc imr2.0 receive signaling change. 0 = interrupt masked 1 = interrupt enabled
ds21q42 45 of 116 8. error count registers there are a set of three counters in each framer that record bipolar violations, excessive zeros, errors in the crc6 code words, framing bit errors, and number of multiframes that the device is out of receive synchronization. each of these three counters are automatically updated on either one second boundaries (ccr3.2=0) or every 42 ms (ccr3.2=1) as determined by the timer in status register 2 (sr2.5). hence, these registers contain performance data from either the previous second or the previous 42 ms. the user can use the interrupt from the one second timer to determin e when to read these registers. the user has a full second (or 42 ms) to read the counters before the data is lost. all three count ers will saturate at their respective maximum counts and they will not rollover ( note: only the line code violation count register has the potential to overflow but the bit error would have to exceed 10 -2 before this would occur). line code violation count register (lcvcr) line code violation count register 1 (lcvcr1) is the most significant word and lcvcr2 is the least significant word of a 16?bit counter that records c ode violations (cvs). cvs are defined as bipolar violations (bpvs) or excessive zeros. see table 8- 1 for details of exactly what the lcvcrs count. if the b8zs mode is set for the receive side via ccr2.2, then b8zs code words are not counted. this counter is always enabled; it is not disabled durin g receive loss of synchronization (rlos=1) conditions. lcvcr1: line code violation count register 1 (address = 23 hex) lcvcr2: line code violation count register 2 (address = 24 hex) (msb) (lsb) lcv15 lcv14 lcv13 lcv12 lcv11 lcv10 lcv9 lcv8 lcvcr1 lcv7 lcv6 lcv5 lcv4 lcv3 lcv2 lcv1 lcv0 lcvcr2 symbol position name and description lcv15 lcvcr1.7 msb of the 16?bit code violation count lcv0 lcvcr2.0 lsb of the 16?bit code violation count table 8-1. line code violation counting arrangements count excessive 0?s? (rcr1.7) b8zs enabled? (ccr2.2) what is counted in the lcvcrs no no bpvs yes no bpvs + 16 consecutive zeros no yes bpvs (b8zs code words not counted) yes yes bpv?s + 8 consecutive zeros
ds21q42 46 of 116 path code violation count register (pcvcr) when the receive side of a framer is se t to operate in the esf framing mode (ccr2.3=1), pcvcr will automatically be set as a 12?bit counter that will record errors in the crc6 code words. when set to operate in the d4 fr aming mode (ccr2.3=0), pc vcr will automatically count errors in the ft framing bit position. via the rcr2.1 bit, a framer can be programmed to also report errors in the fs framing bit position. the pcvcr will be disabled during receive loss of synchronization (rlos=1) conditions. see table 8-2 for a detailed descrip tion of exactly what errors the pcvcr counts. pcvcr1: path violation count register 1 (address = 25 hex) pcvcr2: path violation count register 2 (address = 26 hex) (msb) (lsb) (note 1) (note 1) (note 1) (note 1) crc/ fb11 crc/ fb10 crc/ fb9 crc/ fb8 pcvcr1 crc/ fb7 crc/ fb6 crc/ fb5 crc/ fb4 crc/ fb3 crc/ fb2 crc/ fb1 crc/ fb0 pcvcr2 symbol position name and description crc/fb11 pcvcr1.3 msb of the 12?bit crc6 e rror or frame bit error count (note#2) crc/fb0 pcvcr2.0 lsb of the 12?bit crc6 error or frame bit error count (note#2) notes: 1) the upper nibble of the counter at address 25 is used by the multiframes out of sync count register. 2) pcvcr counts either errors in crc code words (in the esf framing mode; ccr2.3 = 1) or errors in the framing bit position (in the d4 framing mode; ccr2.3 = 0). table 8-2. path code violation counting arrangements framing mode (ccr2.3) count fs errors? (rcr2.1) what is counted in the pcvcrs d4 no errors in the ft pattern d4 yes errors in both the ft & fs patterns esf don?t care errors in the crc6 code words
ds21q42 47 of 116 multiframes out of sync count register (moscr) normally the moscr is used to count the number of multiframes that the receive synchronizer is out of sync (rcr2.0=1). this number is us eful in esf applications needing to measure the parameters loss of frame count (lofc) and esf error events as described in at&t publication tr54016. when the moscr is operated in this mode, it is not disabled during receive loss of synchronization (rlos=1) conditions. the moscr has alternate operating mode whereby it will count either errors in the ft framing pattern (in the d4 mode) or errors in the fps framing pattern (in the esf mode). when the moscr is operated in this mode, it is disabled during receive lo ss of synchronization (rlos = 1) conditions. see table 8-3 for a detailed description of what the moscr is capable of counting. moscr1: multiframes out of sync count register 1 (address = 25 hex) moscr2: multiframes out of sync count register 2 (address = 27 hex) (msb) (lsb) mos/ fb11 mos/ fb10 mos/ fb9 mos/ fb8 (note 1) (note 1) (note 1) (note 1) moscr 1 mos/ fb7 mos/ fb6 mos/ fb5 mos/ fb4 mos/ fb3 mos/ fb2 mos/ fb1 mos/ fb0 moscr 2 symbol position name and description mos/fb11 moscr1.7 msb of the 12?bit multiframes out of sync or f?bit error count (note #2) mos/fb0 moscr2.0 lsb of the 12?bit multiframes out of sync or f?bit error count (note #2) notes: 1) the lower nibble of the counter at address 25 is us ed by the path code violation count register. 2) moscr counts either errors in framing bit position (rcr2.0 = 0) or the number of multiframes out of sync (rcr2.0 = 1).
ds21q42 48 of 116 table 8-3. multiframes out of sync counting arrangements framing mode (ccr2.3) count mos or f-bit errors (rcr2.0) what is counted in the moscrs d4 mos number of multiframes out of sync d4 f-bit errors in the ft pattern esf mos number of multiframes out of sync esf f-bit errors in the fps pattern 9. ds0 monitoring function each framer in the ds21q42 has the ability to monito r one ds0 64 kbps channel in the transmit direction and one ds0 channel in the receive direction at the same time. in the transmit direction the user will determine which channel is to be monitored by properly setting the tcm0 to tcm4 bits in the ccr5 register. in the receive direction, the rcm0 to rcm4 bits in the ccr6 register need to be properly set. the ds0 channel pointed to by the tcm0 to tcm4 bits will appear in the transmit ds0 monitor (tds0m) register and the ds0 channe l pointed to by the rcm0 to rcm4 bits will appear in the receive ds0 (rds0m) register. the tcm4 to tcm0 and rcm4 to rcm0 bits should be programmed with the decimal decode of the appropriate t1 channel. for example, if ds0 channel 6 (timeslot 5) in the transmit direction and ds0 channel 15 (timeslot 14) in the re ceive direction needed to be monitored, then the following values would be programmed into ccr5 and ccr6: tcm4 = 0 rcm4 = 0 tcm3 = 0 rcm3 = 1 tcm2 = 1 rcm2 = 1 tcm1 = 0 rcm1 = 1 tcm0 = 1 rcm0 = 0 ccr5: common control register 5 (address=19 hex) [repeated here from section 6 for convenience] (msb) (lsb) tjc ? ? tcm4 tcm3 tcm2 tcm1 tcm0 symbol position name and description tjc ccr5.7 transmit japanese crc enable. see section 6 for details. ? ccr5.5 not assigned. must be set to zero when written. ? ccr5.5 not assigned. must be set to zero when written. tcm4 ccr5.4 transmit channel monitor bit 4. msb of a channel decode that determines which transmit ds0 channel data will appear in the tds0m register. tcm3 ccr5.3 transmit channel monitor bit 3. tcm2 ccr5.2 transmit channel monitor bit 2. tcm1 ccr5.1 transmit channel monitor bit 1. tcm0 ccr5.0 transmit channel monitor bit 0. lsb of the channel decode that determines which transmit ds0 channel data will appear in the tds0m register. tds0m: transmit ds0 monitor register (address=1a hex)
ds21q42 49 of 116 (msb) lsb) b1 b2 b3 b4 b5 b6 b7 b8 symbol position name and description b1 tds0m.7 transmit ds0 channel bit 1. msb of the ds0 channel (first bit to be transmitted). b2 tds0m.6 transmit ds0 channel bit 2. b3 tds0m.5 transmit ds0 channel bit 3. b4 tds0m.4 transmit ds0 channel bit 4. b5 tds0m.3 transmit ds0 channel bit 5. b6 tds0m.2 transmit ds0 channel bit 6. b7 tds0m.1 transmit ds0 channel bit 7. b8 tds0m.0 transmit ds0 channel bit 8. lsb of the ds0 channel (last bit to be transmitted). ccr6: common control register 6 (address=1e hex) [repeated here from section 6 for convenience] (msb) (lsb) rjc resalgn tesalgn rcm4 rcm3 rcm2 rcm1 rcm0 symbol position name and description rjc ccr6.7 receive japanese crc6 enable. 0 = use ansi/at&t/itu crc6 calculation (normal operation) 1 = use japanese standard jt?g704 crc6 calculation resalgn ccr6.6 receive elastic store align. setting this bit from a zero to a one will force the receive elastic store?s write/read pointers to a minim separation of half a fram e. if pointer separation is already greater than half a frame, setting this bit will have no effect. should be toggled af ter rsysclk has been applied and is stable. must be cleared and set again for a subsequent align. see section 13 for details. tesalgn ccr6.5 transmit elastic store align. setting this bit from a zero to a one will force the transmit elastic store?s write/read pointers to a minimum separation of half a frame. if pointer separation is already greater than half a frame, setting this bit will have no effect. should be toggled af ter tsysclk has been applied and is stable. must be cleared and set again for a subsequent align. see section 13 for details. rcm4 ccr6.4 receive channel monitor bit 4. msb of a channel decode that determines which receive channel data will appear in the rds0m register. see section 9 for details.
ds21q42 50 of 116 symbol position name and description rcm3 ccr6.3 receive channel monitor bit 3. rcm2 ccr6.2 receive channel monitor bit 2. rcm1 ccr6.1 receive channel monitor bit 1. rcm0 ccr6.0 receive channel monitor bit 0. lsb of the channel decode. rds0m: receive ds0 monitor register (address=1f hex) (msb) (lsb) b1 b2 b3 b4 b5 b6 b7 b8 symbol position name and description b1 rds0m.7 receive ds0 channel bit 1. msb of the ds0 channel (first bit to be received). b2 rds0m.6 receive ds0 channel bit 2. b3 rds0m.5 receive ds0 channel bit 3. b4 rds0m.4 receive ds0 channel bit 4. b5 rds0m.3 receive ds0 channel bit 5. b6 rds0m.2 receive ds0 channel bit 6. b7 rds0m.1 receive ds0 channel bit 7. b8 rds0m.0 receive ds0 channel bit 8. lsb of the ds0 channel (last bit to be received). 10. signaling operation each framer in the ds21q42 contains provisions for both processor based (i.e., software based) signaling bit access and for hardware based access. both the processor based access and the hardware based access can be used simultaneously if necessary. the pro cessor based signaling is covered in section 10.1 and the hardware based signalin g is covered in section 10.2. 10.1 processor-based signaling the robbed?bit signaling bits embedded in the t1 stre am can be extracted from the receive stream and inserted into the transmit stream by each framer. there is a set of 12 registers for the receive side (rs1 to rs12) and 12 registers on the transmit side (ts1 to ts12). the signaling registers are detailed below. the ccr1.5 bit is used to control the robbed signaling bits as they appear at rser. if ccr1.5 is set to zero, then the robbed signaling bits will appear at the rser pin in their proper position as they are received. if ccr1.5 is set to a one, then the robbed signaling bit positions will be forced to a one at rser. if hardware based signaling is be ing used, then ccr1.5 must be set to zero.
ds21q42 51 of 116 rs1 to rs12: receive signaling registers (address=60 to 6b hex) (msb) (lsb) a(8) a(7) a(6) a(5) a(4) a(3) a(2) a(1) rs1 (60) a(16) a(15) a(14) a(13) a(12) a(11) a(10) a(9) rs2 (61) a(24) a(23) a(22) a(21) a(20) a(19) a(18) a(17) rs3 (62) b(8) b(7) b(6) b(5) b(4) b(3) b(2) b(1) rs4 (63) b(16) b(15) b(14) b(13) b(12) b(11) b(10) b(9) rs5 (64) b(24) b(23) b(22) b(21) b(20) b(19) b(18) b(17) rs6 (65) a/c(8) a/c(7) a/c(6) a/c(5) a/c( 4) a/c(3) a/c(2) a/c(1) rs7 (66) a/c(16) a/c(15) a/c(14) a/c(13) a/c( 12) a/c(11) a/c(10) a/c(9) rs8 (67) a/c(24) a/c(23) a/c(22) a/c(21) a/c( 20) a/c(19) a/c(18) a/c(17) rs9 (68) b/d(8) b/d(7) b/d(6) b/d(5) b/d(4) b/d(3) b/d(2) b/d(1) rs10 (69) b/d(16) b/d(15) b/d(14) b/d(13) b/d(12) b/d(11) b/d(10) b/d(9) rs11 (6a) b/d(24) b/d(23) b/d(22) b/d(21) b/d(20) b/d(19) b/d(18) b/d(17) rs12 (6b) symbol position name and description d(24) rs12.7 signaling bit d in channel 24 a(1) rs1.0 signaling bit a in channel 1 each receive signaling register (rs1 to rs12) reports the incoming robbed bit signaling from eight ds0 channels. in the esf framing mode, there can be up to four signaling bits per channel (a, b, c, and d). in the d4 framing mode, there are only two signaling bits per channel (a and b). in the d4 framing mode, the framer will replace the c and d signaling bit positions with the a and b signaling bits from the previous multiframe. hence, whether the framer is operated in either framing mode, the user needs only to retrieve the signaling bits every 3 ms. the bits in the receive signaling registers are updated on multiframe boundaries so the user can utiliz e the receive multiframe interrupt in the receive status register 2 (sr2.7) to know when to retrieve the signaling bits. the receive signaling registers are frozen and not updated during a loss of sync c ondition (sr1.0=1). they will contain the most recent signaling information before the ?oof? occurred. the signaling data reported in rs1 to rs12 is also available at the rsig and rser pins. a change in the signaling bits from one multiframe to the next will cause the rsc status bit (sr2.0) to be set. the user can enable the int* pin to toggle lo w upon detection of a change in signaling by setting the imr2.0 bit. once a signaling change has been detect ed, the user has at least 2.75 ms to read the data out of the rs1 to rs12 registers before the data will be lost.
ds21q42 52 of 116 ts1 to ts12: transmit signaling registers (address=70 to 7b hex) (msb) lsb) a(8) a(7) a(6) a(5) a(4) a(3) a(2) a(1) ts1 (70) a(16) a(15) a(14) a(13) a(12) a(11) a(10) a(9) ts2 (71) a(24) a(23) a(22) a(21) a(20) a(19) a(18) a(17) ts3 (72) b(8) b(7) b(6) b(5) b(4) b(3) b(2) b(1) ts4 (73) b(16) b(15) b(14) b(13) b(12) b(11) b(10) b(9) ts5 (74) b(24) b(23) b(22) b(21) b(20) b(19) b(18) b(17) ts7 (75) a/c(8) a/c(7) a/c(6) a/c(5) a/c( 4) a/c(3) a/c(2) a/c(1) ts7 (76) a/c(16) a/c(15) a/c(14) a/c(13) a/c( 12) a/c(11) a/c(10) a/c(9) ts8 (77) a/c(24) a/c(23) a/c(22) a/c(21) a/c( 20) a/c(19) a/c(18) a/c(17) ts9 (78) b/d(8) b/d(7) b/d(6) b/d(5) b/d(4) b/d(3) b/d(2) b/d(1) ts10 (79) b/d(16) b/d(15) b/d(14) b/d(13) b/d(12) b/d(11) b/d(10) b/d(9) ts11 (7a) b/d(24) b/d(23) b/d(22) b/d(21) b/d(20) b/d(19) b/d(18) b/d(17) ts12 (7b) symbol position name and description d(24) ts12.7 signaling bit d in channel 24 a(1) ts1.0 signaling bit a in channel 1 each transmit signaling register (ts1 to ts12) contains the robbed bit signaling for eight ds0 channels that will be inserted into the outgoing st ream if enabled to do so via tcr1.4. in the esf framing mode, there can be up to four signaling b its per channel (a, b, c, and d). on multiframe boundaries, the framer will load the values present in the transmit signaling register into an outgoing signaling shift register that is internal to the device. the user can utilize the transmit multiframe interrupt in status register 2 (sr2.6) to know when to update the signaling bits. in the esf framing mode, the interrupt will come every 3 ms and the us er has a full 3ms to update the tsrs. in the d4 framing mode, there are only two signaling bits per channel (a and b). however in the d4 framing mode, the framer uses the c and d bit positions as th e a and b bit positions for the next multiframe. the framer will load the values in the tsrs into the outgoing shift register every other d4 multiframe. 10.2 hardware-based signaling receive side in the receive side of the hardware based signaling, there are two operating modes for the signaling buffer; signaling extraction and sign aling re?insertion. signaling extr action involves pulling the signaling bits from the receive data stream and buffering them over a four multiframe buffer and outputting them in a serial pcm fashion on a channel?by ?channel basis at the rsig output. this mode is always enabled. in this mode, the receive elastic store may be enabled or disabled. if the receive elastic store is enabled, then the backplane clock (rsysclk) can be e ither 1.544 mhz or 2.048 mhz. in the esf framing mode, the abcd signaling bits are output on rsig in the lower nibble of each channel. the rsig data is updated once a multiframe (3 ms) unless a freeze is in effect. in the d4 framing mode, the ab signaling bits are output twice on rsig in the lower nibble of each channel. hence, bits 5 and 6 contain the same data as bits 7 and 8 respectively in each channel. the rsig data is updated once a multiframe (1.5 ms) unless a freeze is in effect. see the timing diagrams in section 20 for some examples.
ds21q42 53 of 116 the other hardware based signaling operating mode called signaling re?insertion can be invoked by setting the rsre control bit high (ccr4.7=1). in th is mode, the user will provide a multiframe sync at the rsync pin and the signaling data will be re?aligned at the rser output according to this applied multiframe boundary. in this mode, the elastic store must be enabled however the backplane clock can be either 1.544 mhz or 2.048 mhz. if the signaling re?insertion mode is enabled, the us er can control which cha nnels have signaling re? insertion performed on a channel?by?channel basis by setting the rpcsi control bit high (ccr4.6) and then programming the rchblk output pin to go high in the channels in which the signaling re?insertion should not occur. if the rpcsi bit is set low, then signaling re?insertion will occur in all channels when the signaling re?insertion mode is enabled (rsre= 1). how to control the operation of the rchblk output pin is covered in section 12. in both hardware based signaling operating modes, the user has the option to replace all of the extracted robbed?bit signaling bit positions with ones. this option is enabled via the rfsa1 control bit (ccr4.5) and it can be invoked on a per?channel basis by setting the rpcsi control bit (ccr4.6) high and then programming rchblk appropriately just like the per?channel signaling re?insertion operates. the signaling data in the four multiframe buffer w ill be frozen in a known good state upon either a loss of synchronization (oof event), carrier loss, or frame s lip. this action meets the requirements of bellcore tr? tsy?000170 for signaling freezing. to allow th is freeze action to occur, the rfe control bit (ccr4.4) should be set high. the user can force a freeze by setting the rff control bit (ccr4.3) high. the four multiframe buffer provides a three multiframe delay in the signaling bits provided at the rsig pin (and at the rser pin if rsre=1). when freezing is enabled (rfe=1), the signaling data will be held in the last known good state until the corrupting er ror condition subsides. when the error condition subsides, the signaling data will be held in the old state for at least an additional 9 ms (or 4.5 ms in d4 framing mode) before being allowed to be updated with new signaling data. transmit side via the thse control bit (ccr4.2), the framer can be se t up to take the signaling data presented at the tsig pin and insert the signaling data into the pcm da ta stream that is being i nput at the tser pin. the user has the ability to control which channels are to have signaling data from the tsig pin inserted into them on a channel?by?channel basis by setting the tpcsi control bit (ccr4.1) high. when tpcsi is enabled, channels in which the tchblk output has been programmed to be set high in, will not have signaling data from the tsig pin inserted into them. the hardware signaling insertion capabilities of the framer are available whether the transmit side elastic store is enabled or disabled. if the elastic store is enabled, the backplane clock (tsysclk ) can be either 1.544 mhz or 2.048 mhz. 11. per-channel code (idle) generation and loopback each framer in the ds21q42 can replace data on a channel?by?channel basis in both the transmit and receive directions. the transmit direction is from the backplane to the t1 line and is covered in section 11.1. the receive direction is from the t1 line to the backplane and is covered in section 11.2. 11.1 transmit side code generation in the transmit direction there are two methods by which channel data from the backplane can be overwritten with data generated by the framer. the first met hod which is covered in section 11.1.1 was a feature contained in the original ds21q41 while th e second method which is covered in section 11.1.2 is a new feature of the ds21q42.
ds21q42 54 of 116 11.1.1 simple idle code insertion and per-channel loopback the first method involves using the transmit idle regi sters (tir1/2/3) to determine which of the 24 t1 channels should be overwritten with the code placed in the transmit idle definition register (tidr). this method allows the same 8?bit code to be placed into any of the 24 t1 channels. if this method is used, then the ccr4.0 control bit must be set to zero. each of the bit position in the transmit idle registers (tir1/tir2/tir3) represent a ds0 channel in the outgoing frame. when these bits are set to a one , the corresponding channel will transmit the idle code contained in the transmit idle definition register (t idr). robbed bit signaling and bit 7 stuffing will occur over the programmed idle code unless the ds0 channel is made transparent by the transmit transparency registers. the transmit idle registers (tirs) have an alternate function that allow them to define a per?channel loopback (pclb). if the tirfs control bit (ccr4.0) is set to one, then the tirs will determine which channels (if any) from the backplan e should be replaced with the data from the receive side or in other words, off of the t1 line. if this mode is enable d, then transmit and receive clocks and frame syncs must be synchronized. one method to accomplish this would be to tie rclk to tclk and rfsync to tsync. tir1/tir2/tir3: transmit idle registers (address=3c to 3e hex) [also used for per?channel loopback] (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 tir1 (3c) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 tir2 (3d) ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 tir3 (3e) symbols positions name and description ch1 ? 24 tir1.0 - 3.7 transmit idle code in sertion control bits. 0 = do not insert the idle code in the tidr into this channel 1 = insert the idle code in the tidr into this channel note: if ccr4.0=1, then a zero in the tirs implies that ch annel data is to be sourced from tser and a one implies that channel data is to be sourced from the output of the receive side framer (i.e., per?channel loopback; see figure 1?1). tidr: transmit idle definition register (address=3f hex) (msb) (lsb) tidr7 tidr6 tidr5 tidr4 tidr3 tidr2 tidr1 tidr0 symbol position name and description tidr7 tidr.7 msb of the idle code (this bit is transmitted first) tidr0 tidr.0 lsb of the idle code (this bit is transmitted last)
ds21q42 55 of 116 11.1.2 per-channel code insertion the second method involves using the transmit cha nnel control registers (t cc1/2/3) to determine which of the 24 t1 channels shoul d be overwritten with the code placed in the transmit channel registers (tc1 to tc24). this method is more flexib le than the first in that it allows a different 8?bit code to be placed into each of the 24 t1 channels. tc1 to tc24: transmit channel registers (address=40 to 4f and 50 to 57 hex) (for brevity, only channel one is shown; see table 4-1 for other register address) (msb) (lsb) c7 c6 c5 c4 c3 c2 c1 c0 tc1 (50) symbol position name and description c7 tc1.7 msb of the code (this bit is transmitted first) c0 tc1.0 lsb of the code (this bit is transmitted last) tcc1/tcc2/tcc3: transmit channel control register (address=16 to 18 hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 tcc1 (16) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 tcc2 (17) ch24 ch23 ch22 ch21 ch20 ch 19 ch18 ch17 tcc3 (18) symbol position name and description ch1 ? 24 tcc1.0 - 3.7 transmit code insertion control bits 0 = do not insert data from the tc register into the transmit data stream 1 = insert data from the tc register into the transmit data stream 11.2 receive side code generation in the receive direction there are also two methods by which channel data to the backplane can be overwritten with data generated by the framer. the first met hod which is covered in section 11.2.1 was a feature contained in the original ds21q41 while th e second method which is covered in section 11.2.2 is a new feature of the ds21q42. 11.2.1 simple code insertion the first method on the receive side involves using th e receive mark registers (rmr1/2/3) to determine which of the 24 t1 channels should be overwritten with either a 7fh id le code or with a digital milliwatt pattern. the rcr2.7 bit will determine which code is used. the digital milliwatt code is an eight byte repeating pattern that represents a 1 khz sine wave (1e/0b/0b/1e/9e/8b/8b/9e). each bit in the rmrs, represents a particular channel. if a bit is set to a one, then the receive data in that channel will be replaced with one of the two codes. if a bit is set to zero, no replacement occurs.
ds21q42 56 of 116 rmr1/rmr2/rmr3: receive mark registers (address=2d to 2f hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rmr1 (2d) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rmr2 (2e) ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rmr3 (2f) symbols positions name and description ch1 ? 24 rmr1.0 - 3.7 receive channel mark control bits 0 =do not affect the receive data associated with this channel 1 = replace the receive data associated with this channel with either the idle code or the digital milliwatt code (depends on the rcr2.7 bit) 11.2.2 per-channel code insertion the second method involves using the receive channel control registers (rcc1/2/3) to determine which of the 24 t1 channels off of the t1 line and going to the backplane should be overwritten with the code placed in the receive channel registers (rc1 to rc24). this method is more flexible than the first in that it allows a different 8?bit code to be placed into each of the 24 t1 channels. rc1 to rc24: receive channel registers (address=58 to 5f and 80 to 8f hex) (for brevity, only channel one is shown; see table 4-1 for other register address) (msb) (lsb) c7 c6 c5 c4 c3 c2 c1 c0 rc1 (80) symbol position name and description c7 rc1.7 msb of the code (this bit is sent first to the backplane) c0 rc1.0 lsb of the code (this bit is sent last to the backplane) rcc1/rcc2/rcc3: receive ch annel control register (address=1b to 1d hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rcc1 (1b) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rcc2 (1c) ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rcc3 (1d) symbol position name and description ch1 ? 24 rcc1.0 - 3.7 receive code insertion control bits 0 = do not insert data from the rc register into the receive data stream 1 = insert data from the rc register into the receive data stream
ds21q42 57 of 116 12. clock blocking registers the receive channel blocking registers (rcbr1 /rcbr2/rcbr3) and the transmit channel blocking registers (tcbr1/tcbr2/tcbr3) control the rchblk and tchblk pins respectively. the rchblk and tchclk pins are user programmable outputs that can be forced either high or low during individual channels. these outputs can be used to block clocks to a usart or lapd controller in fractional t1 or isdn?pri applications. when the appropriate bits are set to a one, the rchblk and tchclk pins will be held high during the entire corresponding channel time. see the timing in section 20 for an example. rcbr1/rcbr2/rcbr3: receive chan nel blocking registers (address=6c to 6e hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rcbr1 (6c) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rcbr2 (6d) ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rcbr3 (6e) symbols positions name and description ch1 ? 24 rcbr1.0 - 3.7 receive channel blocking control bits. 0 = force the rchblk pin to remain low during this channel time 1 = force the rchblk pin high during this channel time tcbr1/tcbr2/tcbr3: transmit channel blocking registers (address=32 to 34 hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 tcbr1 (32) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 tcbr2 (33) ch24 ch23 ch22 ch21 ch20 ch 19 ch18 ch17 tcbr3 (34) symbols positions name and description ch1 ? 24 tcbr1.0 - 3.7 transmit channel blocking control bits. 0 = force the tchblk pin to remain low during this channel time 1 = force the tchblk pin high during this channel time
ds21q42 58 of 116 13. elastic stores operation each framer in the ds21q42 contains dual two?frame (386 bits) elastic stores, one for the receive direction, and one for the transmit direction. these elas tic stores have two main purposes. first, they can be used to rate convert the t1 data stream to 2.048 mbps (or a multiple of 2.048 mbps) which is the e1 rate. secondly, they can be used to absorb the di fferences in frequency and phase between the t1 data stream and an asynchronous (i.e., not frequency locked) backplane clock (which can be 1.544 mhz or 2.048 mhz). the backplane clock can burst at rates up to 8.192 mhz. both elastic stores contain full controlled slip capability which is necessary for this second purpose. both elastic stores within the framer are fully independent and no re strictions apply to the sourcing of the various clocks that are applied to them. the transmit side elastic store can be enabled whether the receive elastic store is enabled or disabled and vice versa. also, each elastic store can interface to either a 1.544 mhz or 2.048 mhz backplane without regard to the backplane ra te the other elastic store is interfacing. two mechanisms are available to the user for resetting the elastic stores. the elastic store reset (tx - ccr7.4 & rx - ccr7.5) function forces the elastic stores to a depth of one frame unconditionally. data is lost during the reset. the second method, the elastic store align (tx - ccr6.5 & rx - ccr6.6) forces the elastic store depth to a minimum depth of half a frame only if the current pointer separation is already less then half a frame. if a realignment occurs data is lost. in both mechanisms, independent resets are provided for both the r eceive and transmit elastic stores. 13.1 receive side if the receive side elastic store is enabled (ccr 1.2=1), then the user must provide either a 1.544 mhz (ccr1.3=0) or 2.048 mhz (ccr1.3=1) cl ock at the rsysclk pin. the user has the option of either providing a frame/multiframe sync at the rsync pi n (rcr2.3=1) or having th e rsync pin provide a pulse on frame boundaries (rcr2.3=0). if the user wishes to obtain pulses at the frame boundary, then rcr2.4 must be set to zero and if the user wishes to have pulses occur at the multiframe boundary, then rcr2.4 must be set to one. the framer will alwa ys indicate frame boundarie s via the rfsync output whether the elastic store is enabled or not. if the elastic store is enabled, then multiframe boundaries will be indicated via the rms ync output. if the user selects to apply a 2.048 mhz clock to the rsysclk pin, then the data output at rser will be forced to all ones every fourth channel. hence channels 1 (except for the msb), 5, 9, 13, 17, 21, 25, and 29 (time slots 0, 4, 8, 12, 16, 20, 24, and 28) will be forced to a one. the f?bit will be passed in the msb of channel 1. also, in 2.048 mhz applications, the rchblk output will be forced high during the same channels as the rser pin. see section 19 for more details. this is useful in t1 to cept (e1) conve rsion applications. if the 386?bit elastic buffer either fills or empties, a controlled slip will occur. if the buffer empties, then a full frame of data (193 bits) will be repeated at rser and the sr1.4 and rir1.3 bits will be set to a one. if the buffer fills, then a full frame of data will be deleted and the sr1.4 and rir 1.4 bits will be set to a one. 13.2 transmit side the operation of the transmit elastic store is very similar to the receive side. the transmit side elastic store is enabled via ccr1.7. a 1.544 mhz (ccr1.4=0) or 2.048 mhz (ccr1.4=1) clock can be applied to the tsysclk input. if the user selects to apply a 2.048 mhz clock to the tsysclk pin, then the data input at tser will be ignored every fourth ch annel. hence channels 1 (except for the msb), 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be ignored. a special case exists for the msb of channel 1. via tcr1.6 the msb of channe l 1 can be sampled as the f-bit. the user must supply a 8 khz frame sync pulse to the tssync input. also, in 2.048 mhz applications, the tchblk output will be forced high during the channels ignored by the framer. see section 19 for more details. controlled slips in the transmit elastic store are reporte d in the rir2.3 bit and the direction of the slip is reported in the rir2.5 and rir2.4 bits.
ds21q42 59 of 116 13.3 minimum delay synchr onous rsysclk/tsysclk mode in applications where the framer is connected to bac kplanes that are frequency locked to the recovered t1 clock (i.e., the rclk output), the full two frame depth of the onboard elastic stores is really not needed. in fact, in some delay sensitive applications, the normal two frame depth may be excessive. register bits ccr3.7 and ccr3.0 control the rx and tx elastic stores depths. in this mode, rsysclk and tsysclk must be tied together and they must be frequency locked to rclk. all of the slip contention logic in the framer is disabled (since slips cannot occur). also, since the buffer depth is no longer two frames deep, the framer must be set up to source a fr ame pulse at the rsync pi n and this output must be tied to the tssync input. on power?up after the rs ysclk and tsysclk signals have locked to the rclk signal, the elastic stores should be reset. 14. hdlc controller the ds21q42 has an enhanced hdlc controller configurable for use with the facilities data link or ds0s. there are 64 byte buffers in both the transmit and receive paths. the user can select any ds0 or multiple ds0s as well as any specific bits within the ds0(s) to pass through the hdlc controller. see figure 20-15 for details on formatting the transmit side. note that tboc.6 = 1 and tdc1.7 = 1 cannot exist without corrupting the data in the fdl. for use with the fdl, see section 15.1. see table 14-1 for configuring the transmit hdlc controller. four new registers were added for the enhanced functionality of the hdlc controller; rdc1, rdc2, tdc1, and tdc2. note that the boc controller is functional when the hdlc controller is used for ds0s. section 15 contains all of the hdlc and boc registers and information on fdl/fs extraction and insertion with and without the hdlc controller. table 14-1. transmit hdlc configuration function tboc.6 tdc1.7 tcr1.2 ds0(s) 0 1 1 or 0 fdl 1 0 1 disable 0 0 1 or 0 14.1 hdlc for ds0s when using the hdlc controllers for ds0s, the same registers shown in section 15 will be used except for the tboc and rboc registers and bits hcr .7, hsr.7, and himr.7. as a basic guideline for interpreting and sending hdlc mess ages and boc messages, the follo wing sequences can be applied. receive a hdlc message 1) enable rps interrupts. 2) wait for interrupt to occur. 3) disable rps interrupt and enable either rpe, rne, or rhalf interrupt. 4) read rhir to obtain rempty status. a) if rempty = 0, then record obyte, cbyte, and pok bits and then read the fifo. a1) if cbyte = 0, then skip to step 5. a2) if cbyte = 1, then skip to step 7. b) if rempty=1, then skip to step 6. 5) repeat step 4. 6) wait for interrupt, skip to step 4. 7) if pok = 0, then discard whole packet; if pok = 1, accept the packet. 8) disable rpe, rne, or rhalf interrupt, enab le rps interrupt and return to step 1.
ds21q42 60 of 116 transmit a hdlc message 1) make sure hdlc controller is done sending any pr evious messages and is current sending flags by checking that the fifo is empty by reading the tempty status bit in the thir register. 2) enable either the thalf or tnf interrupt. 3) read thir to obtain tfull status. a. if tfull = 0, then write a byte into the fifo a nd skip to next step (special case occurs when the last byte is to be written, in this case set teom=1 before writing the byte and then skip to step 6) b. if tfull = 1, then skip to step 5. 4) repeat step 3. 5) wait for interrupt, skip to step 3. 6) disable thalf or tnf interrupt and enable tmend interrupt. 7) wait for an interrupt, then read tudr status bit to make sure packet was transmitted correctly. 15. fdl/fs extraction and insertion each framer/formatter has the ability to extract/insert data from/ into the facility data link (fdl) in the esf framing mode and from/into fs?bit position in the d4 framing mode. since slc?96 utilizes the fs-bit position, this capability can also be used in slc?96 applications. the ds21q42 contains a complete hdlc and boc controller for the fdl and th is operation is covered in section 15.1. to allow for backward compatibility between the ds21q42 and earlier devices, the ds21q42 maintains some legacy functionality for the fdl a nd this is covered in section 15.2. section 15.3 covers d4 and slc?96 operation. please contact the factory for a copy of c language source code for implementing the fdl on the ds21q42. 15.1 hdlc and boc controller for the fdl 15.1.1 general overview the ds21q42 contains a complete hdlc controlle r with 64?byte buffers in both the transmit and receive directions as well as separate dedicated hardware for bit oriented codes (boc). the hdlc controller performs all the necessary overhead for generating and receiving performance report messages (prm) as described in ansi t1.403 and th e messages as described in at&t tr54016. the hdlc controller automatically generates and detects flags, generates and checks the crc check sum, generates and detects abort sequences, stuffs and destuffs zeros (for transparency), and byte aligns to the hdlc data stream. the 64?byte buffers in the hdlc controller are large enough to allow a full prm to be received or transmitted without host interven tion. the boc controller will automatically detect incoming boc sequences and alert the host. when the boc ceases, the ds21q42 will also alert the host. the user can set the device up to send any of the possible 6?bit boc codes. there are thirteen registers that the host will use to operate and control the operation of the hdlc and boc controllers. a brief description of the registers is shown in table 15?1.
ds21q42 61 of 116 table 15-1. hdlc/boc controller register list name function hdlc control register (hcr) general control over the hdlc and boc controllers hdlc status register (hsr) key status information for both transmit and receive directions hdlc interrupt mask register (himr) allows/st ops status bits to/from causing an interrupt receive hdlc information register (rhir) status information on receive hdlc controller receive boc register (rboc) status information on receive boc controller receive hdlc fifo register (rhfr) access to 64?byte hdlc fifo in receive direction receive hdlc ds0 control register 1 (rdc1) receive hdlc ds0 control register 2 (rdc2) controls the hdlc function when used on ds0 channels transmit hdlc information register (thir) status information on transmit hdlc controller transmit boc register (tboc) enables/disables transmission of boc codes transmit hdlc fifo register (thfr) access to 64?byte hdlc fifo in transmit direction transmit hdlc ds0 control register 1 (tdc1) transmit hdlc ds0 control register 2 (tdc2) controls the hdlc function when used on ds0 channels 15.1.2 status register for the hdlc four of the hdlc/boc controller registers (hsr, rhir, rboc, and thir) provide status information. when a particular event has occurred (or is occurring) , the appropriate bit in one of these four registers will be set to a one. some of the bits in these four hdlc status registers are latched and some are real time bits that are not latched. sec tion 15.1.4 contains register descriptions that list which bits are latched and which are not. with the latched bits, when an event occurs and a bit is set to a one, it will remain set until the user reads that bit. the bit will be cleare d when it is read and it will not be set again until the event has occurred again. the real time bits report the current instantaneous c onditions that are occurring and the history of these bits is not latched. like the other status registers in the ds21q42, the us er will always proceed a read of any of the four registers with a write. the byte written to the register will inform the ds21q42 which of the latched bits the user wishes to read and have cleared (the real time bits are not affected by writing to the status register). the user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. when a one is written to a bit location, the read regi ster will be updated with current value and it will be cleared. when a zero is written to a bit position, th e read register will not be updated and the previous value will be held. a write to the status and information registers will be immediately followed by a read of the same register. the read result should be logi cally and?ed with the mask byte that was just written and this value should be written back into the same register to insure that bit does indeed clear. this second write step is necessary because the alarms a nd events in the status re gisters occur asynchronously in respect to their access via the parallel port. this write?read?write (for polled driven access) or write-read (for interrupt driven access) scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the ot her bits in the register. this operation is key in controlling the ds21q42 with higher?order software languages.
ds21q42 62 of 116 like the sr1 and sr2 status registers, the hsr register has the unique ability to initiate a hardware interrupt via the int* output pin. each of the events in the hsr can be either masked or unmasked from the interrupt pin via the hdlc interrupt mask register (himr). interrupts will force the int* pin low when the event occurs. the int* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur. basic operation details to allow the framer to properly source/receive da ta from/to the hdlc and boc controller the legacy fdl circuitry (which is described in section 15.2) should be disabled and the following bits should be programmed as shown: tcr1.2 = 1 (source fdl data from the hdlc and boc controller) tboc.6 = 1 (enable hdlc and boc controller) ccr2.5 = 0 (disable slc?96 and d4 fs?bit insertion) ccr2.4 = 0 (disable legacy fdl zero stuffer) ccr2.1 = 0 (disable slc?96 reception) ccr2.0 = 0 (disable legacy fdl zero stuffer) imr2.4 = 0 (disable legacy receive fdl buffer full interrupt) imr2.3 = 0 (disable legacy transmit fdl buffer empty interrupt) imr2.2 = 0 (disable legacy fdl match interrupt) imr2.1 = 0 (disable legacy fdl abort interrupt). as a basic guideline for interpreting and sending both hdlc messages and boc messages, the following sequences can be applied: receive an hdlc message or a boc 1) enable rboc and rps interrupts. 2) wait for interrupt to occur. 3) if rboc = 1, then follow steps 5 and 6. 4) if rps = 1, then follow steps 7 through 12. 5) if lbd = 1, a boc is present, then read the code from the rboc register and take action as needed. 6) if bd = 0, a boc has ceased, take action as needed and then return to step 1. 7) disable rps interrupt and enable either rpe, rne, or rhalf interrupt. 8) read rhir to obtain rempty status. a) if rempty = 0, then record obyte, cbyte, and pok bits and then read the fifo. a1. if cbyte = 0, then skip to step 9. a2) if cbyte = 1, then skip to step 11. b) if rempty = 1, then skip to step 10. 9) repeat step 8. 10) wait for interrupt, skip to step 8. 11) if pok = 0, then discard whole packet; if pok = 1, accept the packet. 12) disable rpe, rne, or rhalf interrupt, enab le rps interrupt and return to step 1.
ds21q42 63 of 116 transmit a hdlc message 1) make sure hdlc controller is done sending any pr evious messages and is current sending flags by checking that the fifo is empty by reading the tempty status bit in the thir register. 2) enable either the thalf or tnf interrupt. 3) read thir to obtain tfull status. a) if tfull = 0, then write a byte into the fifo and sk ip to next step (special case occurs when the last byte is to be written; in this case, set teom = 1 before writing the byte and then skip to step 6). b) if tfull = 1, then skip to step 5. 4) repeat step 3. 5) wait for interrupt, skip to step 3. 6) disable thalf or tnf interrupt and enable tmend interrupt. 7) wait for an interrupt, then read tudr status bit to make sure packet was transmitted correctly. transmit a boc 1) write 6-bit code into tboc. 2) set sboc bit in tboc = 1. 15.1.3 hdlc/boc regi ster description hcr: hdlc control register (address = 00 hex) (msb) (lsb) rbr rhr tfs thr tabt teom tzsd tcrcd symbol position name and description rbr hcr.7 receive boc reset. a 0 to 1 transition will reset the boc circuitry. must be cleared and set again for a subsequent reset. rhr hcr.6 receive hdlc reset. a 0 to 1 transition will reset the hdlc controller. must be cleared and set again for a subsequent reset. tfs hcr.5 transmit flag/idle select. 0 = 7eh 1 = ffh thr hcr.4 transmit hdlc/boc reset. a 0 to 1 transition will reset both the hdlc controller and the transmit boc circuitry. must be cleared and set again for a subsequent reset. tabt hcr.3 transmit abort. a 0 to 1 transition will cause the fifo contents to be dumped and one feh abort to be sent followed by 7eh or ffh flags/idle until a new packet is initiated by writing new data into the fifo. must be cleared and set again for a subsequent abort to be sent. teom hcr.2 transmit end of message. should be set to a one just before the last data byte of a hdlc packet is written into the transmit fifo at thfr. the hdlc controller will clear this bit when the last byte has been transmitted.
ds21q42 64 of 116 symbol position name and description tzsd hcr.1 transmit zero stuffer defeat. overrides internal enable. 0 = enable the zero stuffer (normal operation) 1 = disable the zero stuffer tcrcd hcr.0 transmit crc defeat. 0 = enable crc generation (normal operation) 1 = disable crc generation hsr: hdlc status register (address = 01 hex) (msb) (lsb) rboc rpe rps rhalf rne thalf tnf tmend symbol position name and description rboc hsr.7 receive boc detector change of state. set whenever the boc detector sees a change of state from a boc detected to a no valid code seen or vice versa. the setting of this bit prompt the user to read the rboc register for details. rpe hsr.6 receive packet end. set when the hdlc controller detects either the finish of a valid message (i.e., crc check complete) or when the controller has experienced a message fault such as a crc checking error, or an overrun condition, or an abort has been seen. the setting of this bit prompts the user to read the rhir register for details. rps hsr.5 receive packet star t. set when the hdlc controller detects an opening byte. the setting of this bit prompts the user to read the rhir register for details. rhalf hsr.4 receive fifo half full. set when the receive 64?byte fifo fills beyond the half way point. the setting of this bit prompts the user to read the rhir register for details. rne hsr.3 receive fifo not empty. set when the receive 64?byte fifo has at least one byte available for a read. the setting of this bit prompts the user to read the rhir register for details. thalf hsr.2 transmit fifo half empty. set when the transmit 64?byte fifo empties beyond the half way point. the setting of this bit prompts the user to read the thir register for details. tnf hsr.1 transmit fifo not full. set when the transmit 64?byte fifo has at least one byte available. the setting of this bit prompts the user to read the thir register for details. tmend hsr.0 transmit message end. set when the transmit hdlc controller has finished sending a message. the setting of this bit prompts the user to read the thir register for details. note : the rboc, rpe, rps, and tmend bits are latched and are cleared when read.
ds21q42 65 of 116 himr: hdlc interrupt mask register (address = 02 hex) (msb) (lsb) rboc rpe rps rhalf rne thalf tnf tmend symbol position name and description rboc himr.7 receive boc detector change of state. 0 = interrupt masked 1 = interrupt enabled rpe himr.6 receive packet end. 0 = interrupt masked 1 = interrupt enabled rps himr.5 receive packet start. 0 = interrupt masked 1 = interrupt enabled rhalf himr.4 receive fifo half full. 0 = interrupt masked 1 = interrupt enabled rne himr.3 receive fifo not empty. 0 = interrupt masked 1 = interrupt enabled thalf himr.2 transmit fifo half empty. 0 = interrupt masked 1 = interrupt enabled tnf himr.1 transmit fifo not full. 0 = interrupt masked 1 = interrupt enabled tmend himr.0 transmit message end. 0 = interrupt masked 1 = interrupt enabled rhir: receive hdlc information register (address = 03 hex) (msb) (lsb) rabt rcrce rovr rvm rempty pok cbyte obyte symbol position name and description rabt rhir.7 abort sequence detected. set whenever the hdlc controller sees 7 or more ones in a row. rcrce rhir.6 crc error. set when the crc checksum is in error. rovr rhir.5 overrun. set when the hdlc controller has attempted to write a byte into an already full receive fifo. rvm rhir.4 valid message. set when the hdlc controller has detected and checked a complete hdlc packet. rempty rhir.3 empty. a real?time bit that is set high when the receive fifo is empty.
ds21q42 66 of 116 symbol position name and description pok rhir.2 packet ok. set when the byte available for reading in the receive fifo at rhfr is the last byte of a valid message (and hence no abort was seen, no overrun occurred, and the crc was correct). cbyte rhir.1 closing byte. set when the byte available for reading in the receive fifo at rhfr is the last byte of a message (whether the message was valid or not). obyte rhir.0 opening byte. set when the byte available for reading in the receive fifo at rhfr is the first byte of a message. note: the rabt, rcrce, rovr, and rvm bits are latched and are cleared when read. rboc: receive bit oriented code register (address = 04 hex) (msb) (lsb) lbd bd boc5 boc4 boc3 boc2 boc1 boc0 symbol position name and description lbd rboc.7 latched boc detected. a latched version of the bd status bit (rboc.6). will be cleared when read. bd rboc.6 boc detected. a real?time bit that is set high when the boc detector is presently seeing a valid sequence and set low when no boc is currently being detected. boc5 rboc.5 boc bit 5. last bit received of the 6?bit code word. boc4 rboc.4 boc bit 4. boc3 rboc.3 boc bit 3. boc2 rboc.2 boc bit 2. boc1 rboc.1 boc bit 1. boc0 rboc.0 boc bit 0. first bit received of the 6?bit code word. notes: 1) the lbd bit is latched and will be cleared when read. 2) the rboc0 to rboc5 bits display the last valid boc code verified; these bits will be set to all ones on reset.
ds21q42 67 of 116 rhfr: receive hdlc fifo (address = 05 hex) (msb) (lsb) hdlc7 hdlc6 hdlc5 hdlc4 hdlc3 hdlc2 hdlc1 hdlc0 symbol position name and description hdlc7 rhfr.7 hdlc data bit 7. msb of a hdlc packet data byte. hdlc6 rhfr.6 hdlc data bit 6. hdlc5 rhfr.5 hdlc data bit 5. hdlc4 rhfr.4 hdlc data bit 4. hdlc3 rhfr.3 hdlc data bit 3. hdlc2 rhfr.2 hdlc data bit 2. hdlc1 rhfr.1 hdlc data bit 1. hdlc0 rhfr.0 hdlc data bit 0. lsb of a hdlc packet data byte. thir: transmit hdlc information (address = 06 hex) (msb) (lsb) ?????temptytfulludr symbol position name and description ?thir.7 not assigned. could be any value when read. ?thir.6 not assigned. could be any value when read. ?thir.5 not assigned. could be any value when read. ?thir.4 not assigned. could be any value when read. ?thir.3 not assigned. could be any value when read. tempty thir.2 transmit fifo empty. a real?time bit that is set high when the fifo is empty. tfull thir.1 transmit fifo full. a real?time bit that is set high when the fifo is full. udr thir.0 underrun. set when the transmit fifo unwantedly empties out and an abort is automatically sent. note : the udr bit is latched and will be cleared when read.
ds21q42 68 of 116 tboc: transmit bit oriented code (address = 07 hex) (msb) (lsb) sboc hben boc5 boc4 boc3 boc2 boc1 boc0 symbol position name and description sboc tboc.7 send boc. rising edge triggered. must be transitioned from a 0 to a 1 transmit the boc code placed in the boc0 to boc5 bits instead of data from the hdlc controller. hben tboc.6 transmit hdlc & boc controller enable. 0 = source fdl data from the tlink pin 1 = source fdl data from the onboard hdlc and boc controller boc5 tboc.5 boc bit 5. last bit transmitted of the 6?bit code word. boc4 tboc.4 boc bit 4. boc3 tboc.3 boc bit 3. boc2 tboc.2 boc bit 2. boc1 tboc.1 boc bit 1. boc0 tboc.0 boc bit 0. first bit transmitted of the 6?bit code word. thfr: transmit hdlc fifo (address = 08 hex) (msb) (lsb) hdlc7 hdlc6 hdlc5 hdlc4 hdlc3 hdlc2 hdlc1 hdlc0 symbol position name and description hdlc7 thfr.7 hdlc data bit 7. msb of a hdlc packet data byte. hdlc6 thfr.6 hdlc data bit 6. hdlc5 thfr.5 hdlc data bit 5. hdlc4 thfr.4 hdlc data bit 4. hdlc3 thfr.3 hdlc data bit 3. hdlc2 thfr.2 hdlc data bit 2. hdlc1 thfr.1 hdlc data bit 1. hdlc0 thfr.0 hdlc data bit 0. lsb of a hdlc packet data byte.
ds21q42 69 of 116 rdc1: receive hdlc ds0 control register 1 (address = 90 hex) (msb) (lsb) rds0e - rds0m rd4 rd3 rd2 rd1 rd0 symbol position name and description rds0e rdc1.7 hdlc ds0 enable. 0 = use receive hdlc controller for the fdl. 1 = use receive hdlc controller for one or more ds0 channels. - rdc1.6 not assigned. should be set to 0. rds0m rdc1.5 ds0 selection mode. 0 = utilize the rd0 to rd4 bits to select which single ds0 channel to use. 1 = utilize the rchblk control registers to select which ds0 channels to use. rd4 rdc1.4 ds0 channel select bit 4. msb of the ds0 channel select. rd3 rdc1.3 ds0 channel select bit 3. rd2 rdc1.2 ds0 channel select bit 2. rd1 rdc1.1 ds0 channel select bit 1. rd0 rdc1.0 ds0 channel select bit 0. lsb of the ds0 channel select. rdc2: receive hdlc ds0 control register 2 (address = 91 hex) (msb) (lsb) rdb8 rdb7 rdb6 rdb5 rdb4 rdb3 rdb2 rdb1 symbol position name and description rdb8 rdc2.7 ds0 bit 8 suppress enable. msb of the ds0. set to one to stop this bit from being used. rdb7 rdc2.6 ds0 bit 7 suppress enable. set to one to stop this bit from being used. rdb6 rdc2.5 ds0 bit 6 suppress enable. set to one to stop this bit from being used. rdb5 rdc2.4 ds0 bit 5 suppress enable. set to one to stop this bit from being used. rdb4 rdc2.3 ds0 bit 4 suppress enable. set to one to stop this bit from being used. rdb3 rdc2.2 ds0 bit 3 suppress enable. set to one to stop this bit from being used. rdb2 rdc2.1 ds0 bit 2 suppress enable. set to one to stop this bit from being used. rdb1 rdc2.0 ds0 bit 1 suppress enable. lsb of the ds0. set to one to stop this bit from being used.
ds21q42 70 of 116 tdc1: transmit hdlc ds0 control register 1 (address = 92 hex) (msb) (lsb) tds0e - tds0m td4 td3 td2 td1 td0 symbol position name and description tds0e tdc1.7 hdlc ds0 enable. 0 = use transmit hdlc controller for the fdl. 1 = use transmit hdlc controller for one or more ds0 channels. - tdc1.6 not assigned. should be set to 0. tds0m tdc1.5 ds0 selection mode. 0 = utilize the td0 to td4 bits to select which single ds0 channel to use. 1 = utilize the tchblk control registers to select which ds0 channels to use. td4 tdc1.4 ds0 channel select bit 4. msb of the ds0 channel select. td3 tdc1.3 ds0 channel select bit 3. td2 tdc1.2 ds0 channel select bit 2. td1 tdc1.1 ds0 channel select bit 1. td0 tdc1.0 ds0 channel select bit 0. lsb of the ds0 channel select. tdc2: transmit hdlc ds0 control register 2 (address = 93 hex) (msb) (lsb) tdb8 tdb7 tdb6 tdb5 tdb4 tdb3 tdb2 tdb1 symbol position name and description tdb8 tdc2.7 ds0 bit 8 suppress enable. msb of the ds0. set to one to stop this bit from being used. tdb7 tdc2.6 ds0 bit 7 suppress enable. set to one to stop this bit from being used. tdb6 tdc2.5 ds0 bit 6 suppress enable. set to one to stop this bit from being used. tdb5 tdc2.4 ds0 bit 5 suppress enable. set to one to stop this bit from being used. tdb4 tdc2.3 ds0 bit 4 suppress enable. set to one to stop this bit from being used. tdb3 tdc2.2 ds0 bit 3 suppress enable. set to one to stop this bit from being used. tdb2 tdc2.1 ds0 bit 2 suppress enable. set to one to stop this bit from being used. tdb1 tdc2.0 ds0 bit 1 suppress enable. lsb of the ds0. set to one to stop this bit from being used.
ds21q42 71 of 116 15.2. legacy fdl support 15.2.1 overview the ds21q42 maintains the circuitry that existed in the previous generati on of dallas semiconductor?s single chip transceivers and quad framers. section 15.2 covers the circuitry and operation of this legacy functionality. in new applications, it is recommended that the hdlc controller and boc controller described in section 15.1 be used. on the receive side, it is possible to have both the new hdlc/boc controller and the legacy hardware working at the same time. however this is not possible on the transmit side since their can be only one source the of the fdl data internal to the device. 15.2.2 receive section in the receive section, the recovered fdl bits or fs bits are shifted bit?by?bit into the receive fdl register (rfdl). since the rfdl is 8 bits in length, it will fill up every 2 ms (8 times 250 us). the framer will signal an external micro controller that the buffer has filled via the sr2.4 bit. if enabled via imr2.4, the int* pin will toggle low indicating that th e buffer has filled and needs to be read. the user has 2 ms to read this data before it is lost. if the byte in the rfdl matches either of the bytes programmed into the rmtch1 or rmtch2 registers, then the sr2.2 bit will be set to a one and the int* pin will toggled low if enabled via imr2.2. th is feature allows an external microcontroller to ignore the fdl or fs pattern until an important event occurs. the framer also contains a zero destuffer, which is controlled via the ccr2.0 bit. in both ansi t1.403 and tr54016, communications on the fdl follows a subs et of a lapd protocol. the lapd protocol states that no more than 5 ones should be transmitte d in a row so that the data does not resemble an opening or closing flag (01111110) or an abort signal (11111111). if enabled via ccr2.0, the ds21q42 will automatically look for 5 ones in a row, followed by a zero. if it finds such a pattern, it will automatically remove the zero. if the zero destuffer sees six or more ones in a row followed by a zero, the zero is not removed. the ccr2.0 bit should always be set to a one when the ds21q42 is extracting the fdl. more on how to use the ds21q42 in fdl app lications in this legacy support mode is covered in a separate application note. rfdl: receive fdl register (address = 28 hex) (msb) (lsb) rfdl7 rfdl6 rfdl5 rfdl4 rfdl3 rfdl2 rfdl1 rfdl0 symbol position name and description rfdl7 rfdl.7 msb of the received fdl code rfdl0 rfdl.0 lsb of the received fdl code the receive fdl register (rfdl) reports the incoming facility data link (fdl) or the incoming fs bits. the lsb is received first.
ds21q42 72 of 116 rmtch1: receive fdl match register 1 (address = 29 hex) rmtch2: receive fdl match register 2 (address = 2a hex) (msb) (lsb) rmfdl7 rmfdl6 rmfdl5 rmfdl4 rmfdl3 rmfdl2 rmfdl1 rmfdl0 symbol position name and description rmfdl7 rmtch1.7 msb of the fdl match code rmtch2.7 rmfdl0 rmtch1.0 lsb of the fdl match code rmtch2.0 when the byte in the receive fdl register matches either of the two receive fdl match registers (rmtch1/rmtch2), sr2.2 will be se t to a one and the int* will go active if enabled via imr2.2. 15.2.3 transmit section the transmit section will shift out into the t1 data stream, either the fdl (in the esf framing mode) or the fs bits (in the d4 framing mode) contained in the transmit fdl register (tfdl). when a new value is written to the tfdl, it will be multiplexed serially (lsb first) into the proper position in the outgoing t1 data stream. after the full eight bits has been shifted out, the framer will signal the host microcontroller that the buffer is empty and that more data is needed by setting the sr2.3 bit to a one. the int* will also toggle low if enabled via imr2.3. the user has 2 ms to update the tfdl with a new value. if the tfdl is not updated, the old value in the tfdl will be transmitted once again. the framer also contains a zero stuffer, which is controlled via the ccr2.4 bit. in both ansi t1.403 and tr54016, communications on the fdl follows a subset of a lapd protocol. the lapd protocol states that no more than 5 ones should be transmitted in a row so that the data does not resemb le an opening or closing flag (01111110) or an abort signal (11111111). if enabled via ccr2.4, the framer will automatically look for 5 ones in a row. if it finds such a pattern, it will automatically insert a zero after the five ones. the ccr2.0 bit should always be set to a one when the framer is inserting the fdl. more on how to use the ds21q42 in fdl applications is cove red in a separate application note. tfdl: transmit fdl register (address = 7e hex) [also used to insert fs framing patte rn in d4 framing mode; see section 15.3] (msb) (lsb) tfdl7 tfdl6 tfdl5 tfdl4 tfdl3 tfdl2 tfdl1 tfdl0 symbol position name and description tfdl7 tfdl.7 msb of the fdl code to be transmitted tfdl0 tfdl.0 lsb of the fdl code to be transmitted the transmit fdl register (tfdl) contains the facility data link (fdl) information that is to be inserted on a byte basis into the outgoing t1 data stream. the lsb is transmitted first.
ds21q42 73 of 116 15.2.4 d4/slc?96 operation in the d4 framing mode, the framer uses the tfdl register to insert the fs framing pattern. to allow the device to properly insert the fs framing pattern, the tf dl register at address 7eh must be programmed to 1ch and the following bits must be programmed as shown: tcr1.2=0 (source fs data from the tfdl register) ccr2.5=1 (allow the tfdl register to load on multiframe boundaries) since the slc?96 message fields share the fs?bit pos ition, the user can access the these message fields via the tfdl and rfdl registers. please see the se parate application note fo r a detailed description of how to implement a slc?96 16. programmable in-band code generation and detection each framer in the ds21q42 has the ability to generate and detect a repeating bit pattern that is from one to eight bits in length. to transmit a pattern, the user will load the pattern to be sent into the transmit code definition (tcd) register and select the proper length of the pattern by setting the tc0 and tc1 bits in the in?band code control (ibcc) register. once this is accomplished, the pattern will be transmitted as long as the tloop control bit (ccr3.1) is enabled. normally (unless the transmit formatter is programmed to not insert the f?bit pos ition) the framer will overwrite the repeating pattern once every 193 bits to allow the f?bit position to be sent. see figure 20-15 for more details. as an example, if the user wished to transmit the standard ?loop up? code for channel service units which is a repeating pattern of ...10000100001... then 80h would be load ed into tdr and the length would set to 5 bits. each framer can detect two separate repeating pa tterns to allow for both a ?loop up? code and a ?loop down? code to be detected. the user will program the codes to be detected in the receive up code definition (rupcd) register and th e receive down code definition (r dncd) register and the length of each pattern will be selected via the ibcc register. th e framer will detect repea ting pattern codes in both framed and unframed circumstances with bit error ra tes as high as 10**?2. the code detector has a nominal integration period of 48 ms. hence, after about 48 ms of receiving either code, the proper status bit (lup at sr1.7 and ldn at sr1.6) will be set to a one. normally codes are sent for a period of 5 seconds. it is recommend that the software poll th e framer every 100 ms to 1000 ms until 5 seconds has relapsed to insure that the code is continuously present. ibcc: in?band code control register (address=12 hex) (msb) (lsb) tc1 tc0 rup2 rup1 rup0 rdn2 rdn1 rdn0 symbol position name and description tc1 ibcc.7 transmit code length definition bit 1. see table 16?1 tc0 ibcc.6 transmit code length definition bit 0. see table 16?1 rup2 ibcc.5 receive up code length definition bit 2. see table 16?2 rup1 ibcc.4 receive up code length definition bit 1. see table 16?2 rup0 ibcc.3 receive up code length definition bit 0. see table 16?2 rdn2 ibcc.2 receive down code length definition bit 2. see table 16?2 rdn1 ibcc.1 receive down code length definition bit 1. see table 16?2 rdn0 ibcc.0 receive down code length definition bit 0. see table 16?2
ds21q42 74 of 116 table 16-1. tc1 tc0 length selected 0 0 5 bits 0 1 6 bits / 3 bits 1 0 7 bits 1 1 8 bits / 4 bits / 2 bits / 1 bits table 16-2. rece ive code length rup2/rdn2 rup1/rdn1 rup0/rdn0 length selected 0001 bits 0012 bits 0103 bits 0114 bits 1005 bits 1016 bits 1107 bits 1118 bits tcd: transmit code definition register (address=13 hex) (msb) (lsb) c7 c6 c5 c4 c3 c2 c1 c0 symbol position name and description c7 tcd.7 transmit code definition bit 7. first bit of the repeating pattern. c6 tcd.6 transmit code definition bit 6. c5 tcd.5 transmit code definition bit 5. c4 tcd.4 transmit code definition bit 4. c3 tcd.3 transmit code definition bit 3. c2 tcd.2 transmit code definition bit 2. a don?t care if a 5 bit length is selected. c1 tcd.1 transmit code definition bit 1. a don?t care if a 5 or 6 bit length is selected. c0 tcd.0 transmit code definition bit 0. a don?t care if a 5, 6 or 7 bit length is selected.
ds21q42 75 of 116 rupcd: receive up code definition register (address=14 hex) (msb) (lsb) c7 c6 c5 c4 c3 c2 c1 c0 symbol position name and description c7 rupcd.7 receive up code definition bit 7. first bit of the repeating pattern. c6 rupcd.6 receive up code definition bit 6. a don?t care if a 1 bit length is selected. c5 rupcd.5 receive up code definition bit 5. a don?t care if a 1 or 2 bit length is selected. c4 rupcd.4 receive up code definition bit 4. a don?t care if a 1 to 3 bit length is selected. c3 rupcd.3 receive up code definition bit 3. a don?t care if a 1 to 4 bit length is selected. c2 rupcd.2 receive up code definition bit 2. a don?t care if a 1 to 5 bit length is selected. c1 rupcd.1 receive up code definition bit 1. a don?t care if a 1 to 6 bit length is selected. c0 rupcd.0 receive up code definition bit 0. a don?t care if a 1 to 7 bit length is selected. rdncd: receive down code definition register (address=15 hex) (msb) (lsb) c7 c6 c5 c4 c3 c2 c1 c0 symbol position name and description c7 rdncd.7 receive down code definition bit 7. first bit of the repeating pattern. c6 rdncd.6 receive down code definition bit 6. a don?t care if a 1 bit length is selected. c5 rdncd.5 receive down code definition bit 5. a don?t care if a 1 or 2 bit length is selected. c4 rdncd.4 receive down code definition bit 4. a don?t care if a 1 to 3 bit length is selected. c3 rdncd.3 receive down code definition bit 3. a don?t care if a 1 to 4 bit length is selected. c2 rdncd.2 receive down code definition bit 2. a don?t care if a 1 to 5 bit length is selected. c1 rdncd.1 receive down code definition bit 1. a don?t care if a 1 to 6 bit length is selected. c0 rdncd.0 receive down code definition bit 0. a don?t care if a 1 to 7 bit length is selected.
ds21q42 76 of 116 17. transmit transparency each of the 24 t1 channels in the transmit direction of the framer can be either forced to be transparent or in other words, can be forced to stop bit 7 stuffi ng and/or robbed signaling from overwriting the data in the channels. transparency can be invoked on a ch annel by channel basis by properly setting the ttr1, ttr2, and ttr3 registers. ttr1/ttr2/ttr3: transmit transparency register (address=39 to 3b hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 ttr1 (39) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 ttr2 (3a) ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 ttr3 (3b) symbols positions name and description ch1-24 ttr1.0-3.7 transmit transparency registers. 0 = this ds0 channel is not transparent 1 = this ds0 channel is transparent each of the bit position in the transmit transparency registers (ttr1/ttr2/ttr3) represent a ds0 channel in the outgoing frame. when these bits are set to a one, the corresponding channel is transparent (or clear). if a ds0 is programmed to be clear, no robbed bit signaling will be inserted nor will the channel have bit 7 stuffing performed. however, in the d4 framing mode, bit 2 will be overwritten by a zero when a yellow alarm is transmitted. also the user has the option to prevent the ttr registers from determining which channels are to have bit 7 stuffi ng performed. if the tcr2.0 and tcr1.3 bits are set to one, then all 24 t1 channels will have bit 7 stuffing performed on them regardless of how the ttr registers are programmed. in this manner, the ttr registers are only affecting which channels are to have robbed bit signaling insert ed into them. please see figure 20-15 for more details. 18. interleaved pcm bus operation in many architectures, the outputs of individual framers are combined in to higher speed serial buses to simplify transport across the system. the ds21q42 can be configured to allow each framer?s data and signaling busses to be multiplexed into higher speed data and signaling busses eliminating external hardware saving board space and cost. the interleaved pcm bus option supports two bus speeds and interleave modes. the 4.096 mhz bus speed allows two framers to share a common bus. the 8.192 mhz bus speed allows all four of the ds21q42?s framers to share a common bus. framers can interleave their data either on byte or frame boundaries. framers that share a common bus must be configured through software and require several device pins to be connected together externally (see figures 18-1 & 18-2). each framer?s elastic stores must be enabled and configured for 2.048 mhz operation. the signal rs ync must be configured as an input on each framer.
ds21q42 77 of 116 for all bus configurations, one framer will be configured as the master device and the remaining framers on the shared bus will be configured as slave devices. refer to the ibo register description below for more detail. in the 4.096 mhz bus c onfiguration there is one master and one slave per bus. figure 18-1 shows the ds21q42 configured to support two 4.096 mhz bus es. bus 1 consists of framers 0 and 1. bus 2 consists of framers 2 and 3. framers 0 and 2 are programmed as master devices. framers 1 and 3 are programmed as slave devices. in the 8.192 mhz bus c onfiguration there is one master and three slaves. figure 18-2 shows the ds21q42 configured to s upport a 8.192 mhz bus. framers 0 is programmed as the master device. framers 1, 2 and 3 are programmed as slave devices. consult timing diagrams in section 20 for additional information. when using the frame interleave mode, all framers that share an interleaved bus must have receive signals (rpos & rneg) that are synchronous with each other. the received signals must originate from the same clock reference. this restriction does not apply in the byte interleave mode. ibo: interleave bus operation register (address = 94 hex) (msb) (lsb) ----iboenintselmsel0msel1 symbol position name and description -ibo.6 not assigned. should be set to 0. -ibo.6 not assigned. should be set to 0. -ibo.5 not assigned. should be set to 0. -ibo.4 not assigned. should be set to 0. iboen ibo.3 interleave bus operation enable 0 = interleave bus operation disabled. 1 = interleave bus operation enabled. intsel ibo.2 interleave type select 0 = byte interleave. 1 = frame interleave. msel0 ibo.1 master device bus select bit 0 see table 18-1. msel1 ibo.0 master device bus select bit 1 see table 18-1. table 18-1. master device bus select msel1 msel0 function 0 0 slave device 0 1 master device with one sl ave device (4.096mhz bus rate) 1 0 master device with three sl ave devices (8.192mhz bus rate) 11reserved
ds21q42 78 of 116 figure 18-1. 4.096mhz interleaved bus external pin connection example figure 18-2. 8.192mhz interleaved bus external pin connection example rsysclk0 tsysclk0 rser0 tser0 rsync0 tssync0 rsig0 tsig0 framer 0 rsysclk1 tsysclk1 rser1 tser1 rsync1 tssync1 rsig1 tsig1 framer 1 sysclk sync input rser tser rsig tsig bus 1 bus 2 rsysclk2 tsysclk2 rser2 tser2 rsync2 tssync2 rsig2 tsig2 framer 2 rsysclk3 tsysclk3 rser3 tser3 rsync3 tssync3 rsig3 tsig3 framer 3 sysclk sync input rser tser rsig tsig rsysclk0 tsysclk0 rser0 tser0 rsync0 tssync0 rsig0 tsig0 framer 0 rsysclk1 tsysclk1 rser1 tser1 rsync1 tssync1 rsig1 tsig1 framer 1 rsysclk2 tsysclk2 rser2 tser2 rsync2 tssync2 rsig2 tsig2 framer 2 rsysclk3 tsysclk3 rser3 tser3 rsync3 tssync3 rsig3 tsig3 framer 3 sysclk sync input rser tser rsig tsig
ds21q42 79 of 116 19. jtag-boundary scan archit ecture and test access port 19.1 description the ds21q42 ieee 1149.1 design supports the sta ndard instruction codes sample/preload, bypass, and extest. optional public instructions included with this design are highz, clamp, and idcode. see figure 19-1 for a block diagram. the ds21q42 contains the following items, which meet the requirements, set by the ieee 1149.1 st andard test access port and boundary scan architecture. test access port (tap) tap controller instruction register bypass register boundary scan register device identification register the jtag feature is only available when the ds21q42 feature set is selected (fms = 0). the jtag feature is disabled when the ds21q 42 is configured for emulation of the ds21q41b (fms = 1). details on boundary scan architecture and the test access port can be found in ieee 1149.1-1990, ieee 1149.1a-1993, and ieee 1149.1b-1994. the test access port has the necessary interface pins; jtrst, jtclk, jtms, jtdi, and jtdo. see the pin descriptions for details. figure 19-1. boundary scan architecture +v boundary scan register identification register bypass register instruction register jtdi jtms jtclk jtrst jtdo +v +v test access port controller mux 10k 10k 10k select output enable
ds21q42 80 of 116 19.2 tap controller state machine this section covers the details on the operation of the test access port (tap) controller state machine. please see figure 19.2 for details on e ach of the states described below. tap controller the tap controller is a finite state machine that responds to the logic le vel at jtms on the rising edge of jtclk. test-logic-reset upon power-up of the ds21q42, the tap controller w ill be in the test-logic-reset state. the instruction register will contain the idcode instru ction. all system logic of the ds21q42 will operate normally. run-test-idle the run-test-idle is used between scan operations or during specific te sts. the instruction register and test registers will remain idle. select-dr-scan all test registers retain their previous state. with jtms low, a rising edge of jtclk moves the controller into the capture-dr state and will initiate a scan sequence. jtms high during a rising edge on jtclk moves the controller to the select-ir capture-dr data may be parallel-loaded into the test data registers selected by the current instruction. if the instruction does not call for a parallel load or the selected register does not allow parallel loads, the test register will remain at its current value. on the rising edge of jtclk, the controller will go to the shift- dr state if jtms is low or it will go to the exit1-dr state if jtms is high. shift-dr the test data register selected by the current in struction will be connected between jtdi and jtdo and will shift data one stage towards its serial output on each rising edge of jtclk. if a test register selected by the current instruction is not placed in the serial path, it will maintain its previous state. exit1-dr while in this state, a rising edge on jtclk with jtms high will put the controller in the update-dr state, and terminate the scanning process. a rising edge on jtclk with jtms low will put the controller in the pause-dr state. pause-dr shifting of the test registers is halted while in this state. all test registers selected by the current instruction will retain their previous state. the controller will remain in this state while jtms is low. a rising edge on jtclk with jtms high will put the controller in the exit2-dr state.
ds21q42 81 of 116 exit2-dr while in this state, a rising edge on jtclk with jtms high will put the controller in the update-dr state and terminate the scanning process. a rising edge on jtclk with jtms low will enter the shift- dr state. update-dr a falling edge on jtclk while in the update-dr state will latch the data from the shift register path of the test registers into the data output latches. this prevents changes at the parallel output due to changes in the shift register. a rising edge on jtclk with jtms low, will put the controller in the run-test-idle state. with jtms high, the controller will enter the select-dr-scan state. select-ir-scan all test registers retain their previous state. the instruction register will remain unchanged during this state. with jtms low, a rising edge of jtclk m oves the controller into the capture-ir state and will initiate a scan sequence for the instruction register. jtms high during a rising edge on jtclk puts the controller back into the test-logic-reset state. capture-ir the capture-ir state is used to load the shift register in the instruction register with a fixed value. this value is loaded on the rising edge of jtclk. if jtms is high on the rising edge of jtclk, the controller will enter the exit1-ir state. if jtms is low on the rising edge of jtclk, the controller will enter the shift-ir state. shift-ir in this state, the shift register in the instruction register is connected between jtdi and jtdo and shifts data one stage for every rising edge of jtclk towards the serial output. the parallel registers, as well as all test registers remain at their previous states. a rising edge on jtclk with jtms high will move the controller to the exit1-ir state. a rising edge on jtclk with jtms low will keep the controller in the shift-ir state while moving data one stage thorough the instruction shift register. exit1-ir a rising edge on jtclk with jtms low will put the controller in the pause-ir state. if jtms is high on the rising edge of jtclk, the controller will enter the update-ir state and terminate the scanning process. pause-ir shifting of the instruction shift register is halted temporarily. with jtms high, a rising edge on jtclk will put the controller in the exit2-ir state. the cont roller will remain in the pause-ir state if jtms is low during a rising edge on jtclk. exit2-ir a rising edge on jtclk with jtms low will put the controller in the update-ir state. the controller will loop back to shift-ir if jtms is high during a rising edge of jtclk in this state.
ds21q42 82 of 116 update-ir the instruction code shifted into the instruction shift register is latched into the parallel output on the falling edge of jtclk as the controller enters this state. once latched, this instruction becomes the current instruction. a rising edge on jtclk with jt ms low, will put the controller in the run-test-idle state. with jtms high, the controller will enter the select-dr-scan state. figure 19-2. tap controller state machine 19.3 instruction regist er and instructions the instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. when the tap controller enters the shift-ir state, th e instruction shift register will be connected between jtdi and jtdo. while in the shift-ir state, a rising edge on jtclk with jtms low will shift the data one stage towards the serial output at jtdo. a rising edge on jtclk in the exit1-ir state or the exit 2- ir state with jtms high will move the controller to the update-ir state the falling edge of that same jtclk will latch the data in the instruction shift register to the instruction parallel output. instructions supported by the ds21q42 with their respective oper ational binary codes ar e shown in table 19-1. 1 0 0 1 11 1 1 1 1 1 11 1 1 00 00 0 1 0 0 0 0 1 1 0 0 0 0 select dr-scan capture dr shift dr exit dr pause dr exit2 dr update dr select ir-scan capture ir shift ir exit ir pause ir exit2 ir update ir test logic reset run test/ idle 0
ds21q42 83 of 116 table 19-1. instruction codes for the ds21352/552 ieee 1149.1 architecture instruction selected regi ster instruction codes sample/preload boundary scan 010 bypass bypass 111 extest boundary scan 000 clamp bypass 011 highz bypass 100 idcode device identification 001 sample/preload a mandatory instruction for the ieee 1149.1 specificati on. this instruction supports two functions. the digital i/os of the ds21q42 can be sampled at the boundary scan register without interfering with the normal operation of the device by using the captur e-dr state. sample/preload also allows the ds21q42 to shift data into the boundary scan re gister via jtdi using the shift-dr state. extest extest allows testing of all in terconnections to the ds21q42. when the extest instruction is latched in the instruction register, the following actions occur. once enabled via the update-ir state, the parallel outputs of all dig ital output pins will be driven. the boundary scan register will be connected between jtdi and jtdo. the capture-dr will sample all digital inputs into the boundary scan register. bypass when the bypass instruction is latched into the parallel instruction register, jtdi connects to jtdo through the one-bit bypass test register. this allows data to pass from jtdi to jtdo not affecting the device?s normal operation. idcode when the idcode instruction is latched into the parallel instruction register, the identification test register is selected. the device identification code will be loaded into the identification register on the rising edge of jtclk following entry into the capture-dr state. shift-dr can be used to shift the identification code out serially via jtdo. during test-logic-reset, the identification code is forced into the instruction register?s parallel output. the id c ode will always have a ?1? in the lsb position. the next 11 bits identify the manufacturer?s jedec numbe r and number of continuation bytes followed by 16 bits for the device and 4 bits for th e version. see table 19-2. table 19 -3 lists the device id codes for the ds21q42 and ds21q44 devices. table 19-2. id code structure msb lsb contents version (contact factory) device id (see table 19-3) jedec ?00010100001? ?1? length 4 bits 16bits 11bits 1bit
ds21q42 84 of 116 table 19-3. device id codes device 16-bit number ds21q42 0000h ds21q44 0001h high-z all digital outputs of the ds21q42 will be placed in a high impedance state. the bypass register will be connected between jtdi and jtdo. clamp all digital outputs of the ds21q42 will output da ta from the boundary scan parallel output while connecting the bypass register between jtdi and jtdo. the outputs will not change during the clamp instruction. 19.4 test registers ieee 1149.1 requires a minimum of two test registers; the bypass register and the boundary scan register. an optional test register has been included with the ds21q42 design. this test register is the identification register and is used in conjunction with the idcode instruction and the test-logic-reset state of the tap controller. boundary scan register this register contains both a shift register path and a latched parallel output for all control cells and digital i/o cells and is 126 bits in length. table 17- 3 shows all of the cell bit locations and definitions. bypass register this is a single one-bit shift register used in conjunction with the bypass, clamp, and highz instructions, which provides a s hort path between jtdi and jtdo. identification register the identification register contains a 32-bit shift register and a 32-bit latc hed parallel output. this register is selected during the idcode instruction and when the tap controller is in the test-logic- reset state.
ds21q42 85 of 116 table 19-4. boundary scan register description pin scan register bit symbol type control bit description 1 81 tchblk0 o 2 80 tpos0 o 3 79 tneg0 o 478 rlink0o 577 rlclk0o 6 76 rclk0 i 7 75 rneg0 i 8 74 rpos0 i 973 rsig0o 10 72 rchblk0 o 11 71 rsysclk0 i ? 70 rsync0.cntl ? 0 = rsynco an input i = rsynco an output 12 69 rsync0 i/o 13 68 rser0 o 14 ? vss ? 15 ? vdd ? 16 67 spare1 ? 17 66 rfsynco o 18 - jtrst i 19 65 tclk0 i 20 64 tlclk0 o ? 63 tsync0.cntl ? 0 = tsynco an input i = tsynco an output 21 62 tsync0 i/o 22 61 tlink0 i 23 60 a0 i 24 59 a1 i 25 58 a2 i 26 57 a3 i 27 56 a4 i 28 55 a5 i 29 54 a6/ale (as) i 30 53 int* o 31 52 tsysclk1 i 32 51 tser1 i 33 50 tssync1 i 34 49 tsig1 i 35 48 tchblk1 o 36 47 tpos1 o 37 46 tneg1 o 38 45 rlink1 o 39 44 rlclk1 o 40 43 rclk1 i 41 42 rneg1 i
ds21q42 86 of 116 pin scan register bit symbol type control bit description 42 41 rpos1 i 43 40 rsig1 o 44 39 rchblk1 o 45 38 rsysclk1 i 46 37 a7 i 47 36 fms i ? 35 rsync1.cntl ? 0 = rsync1 an input i = rsync1 an output 48 34 rsync1 i/o 49 33 rser1 o 50 - jtms i 51 32 rfsync1 o 52 - jtclk i 53 31 tclk1 i 54 30 tlclk1 o ? 29 tsync1.cntl ? 0 = tsync1 an input i = tsync1 an output 55 28 tsync1 i/o 56 27 tlink1 i 57 26 test i 58 25 fs0 i 59 24 fs1 i 60 23 cs* i 61 22 bts i 62 21 rd*/(ds*) i 63 20 wr*/(r/w*) i 64 19 mux i 65 18 tsysclk2 i 66 17 tser2 i 67 16 tssync2 i 68 15 tsig2 i 69 14 tchblk2 o 70 13 tpos2 o 71 12 tneg2 o 72 11 rlink2 o 73 10 rlclk2 o 74 9 rclk2 i 75 8 rneg2 i 76 7 rpos2 i 77 6 rsig2 o 78 ? vss -79 79 ? vdd ? 80 5 rchblk2 o 81 4 rsysclk2 i
ds21q42 87 of 116 pin scan register bit symbol type control bit description ? 3 rsync2.cntl ? 0 = rsync2 an input i = rsync2 an output 82 2 rsync2 i/o 83 1 rser2 o 84 ? jtdi i 85 0 rfsync2 o 86 ? jtdo o 87 125 tclk2 i 88 124 tlclk2 o ? 123 tsync2.cntl ? 0 = tsync2 an input i = tsync2 an output 89 122 tsync2 i/o 90 121 tlink2 i 91 120 tsysclk3 i 92 119 tser3 i 93 118 tssync3 i 94 117 tsig3 i 95 116 tchblk3 o 96 115 tpos3 o 97 114 tneg3 o 98 113 rlink3 o 99 112 rlclk3 o 100 111 rclk3 i 101 110 rneg3 i 102 109 rpos3 i 103 108 rsig3 o 104 107 rchblk3 o 105 106 rsysclk3 i ? 105 rsync3.cntl ? 0 = rsync3 an input i = rsync3 an output 106 104 rsync3 i/o 107 103 rser3 o 108 102 8mclk o 109 101 rfsync3 o 110 ? vss ? 111 ? vdd ? 112 100 clksi i 113 99 tclk3 i 114 98 tlclk3 o ? 97 tsync3.cntl ? 0 = tsync3 an input i = tsync3 an output 115 96 tsync3 i/o 116 95 tlink3 i ? 94 bus.cntl ? 0 = d0-d7 or ad0-ad7 are inputs i = d0-d7 or ad0-ad7 are outputs 117 93 d0 or ad0 i/o
ds21q42 88 of 116 pin scan register bit symbol type control bit description 118 92 d1 or ad1 i/o 119 91 d2 or ad2 i/o 120 90 d3 or ad3 i/o 121 89 d4 or ad4 i/o 122 88 d5 or ad5 i/o 123 87 d6 or ad6 i/o 124 86 d7 or ad7 i/o 125 85 tsysclk0 i 126 84 tser0 i 127 83 tssync0 i 128 82 tsig0 i 20. timing diagrams figure 20-1. receive side d4 timing notes: 1) rsync in the frame mode (rcr2.4 = 0) and double-wide frame sync is not enabled (rcr2.5 = 0). 2) rsync in the frame mode (rcr2.4 = 0) and double-wide frame sync is enabled (rcr2.5 = 1). 3) rsync in the multiframe mode (rcr2.4 = 1). 4) rlink data (fs - bits) is updated one bit prio r to even frames and held for two frames. 5) rlink and rlclk are not synchronous with rsync wh en the receive side elastic store is enabled.
ds21q42 89 of 116 figure 20-2. receive side esf timing notes: 1) rsync in the frame mode (rcr2.4 = 0) and double-wide frame sync is not enabled (rcr2.5 = 0). 2) rsync in the frame mode (rcr2.4 = 0) and double-wide frame sync is enabled (rcr2.5 = 1). 3) rsync in the multiframe mode (rcr2.4 = 1). 4) zbtsi mode disabled (rcr2.6 = 0). 5) rlink data (fdl bits) is updated one bit time before odd frames and held for two frames. 6) zbtsi mode is enabled (rcr2.6 = 1). 7) rlink data (z bits) is update d one bit time before odd frames and held for four frames. 8) rlink and rlclk are not synchronous with rsync wh en the receive side elastic store is enabled.
ds21q42 90 of 116 figure 20-3. receive side boundary timing (with elastic store disabled) notes: 1) there is a 13 rclk delay from rpos/rneg to rser. 2) rchblk is programmed to block channel 24. 3) shown is rlink/rlclk in the esf framing mode.
ds21q42 91 of 116 figure 20-4. receive side 1.544mhz boundary timing (with elastic store enabled) notes: 1) rsync is in the output mode (rcr2.3 = 0). 2) rsync is in the input mode (rcr2.3 = 1). 3) rchblk is programmed to block channel 24.
ds21q42 92 of 116 figure 20-5. receive side 2.048mhz boundary timing (with elastic store enabled) notes: 1) rser data in channels 1, 5, 9, 13, 17, 21, 25, and 29 are forced to 1. 2) rsync is in the output mode (rcr2.3 = 0). 3) rsync is in the input mode (rcr2.3 = 1). 4) rchblk is forced to one in the same channels as rser (note 1). 5) the f-bit position is passed through the receive si de elastic store and occupies the msb position of channel 1.
ds21q42 93 of 116 figure 20-6. receive side, interl eaved bus operation byte mode timing notes: 1) 4.096mhz bus configuration. 2) 8.192mhz bus configuration. 3) rsync is in the input mode (rcr2.3 = 1).
ds21q42 94 of 116 figure 20-7. receive side, interleaved bus operation frame mode timing notes: 1) 4.096mhz bus configuration. 2) 8.192mhz bus configuration. 3) rsync is in the input mode (rcr2.3 = 1).
ds21q42 95 of 116 figure 20-8. transmit side d4 timing notes: 1) tsync in the frame mode (tcr2.3 = 0) and double- wide frame sync is not enabled (tcr2.4 = 0). 2) tsync in the frame mode (tcr2.3 = 0) and doubl e-wide frame sync is enabled (tcr2.4 = 1). 3) tsync in the multiframe mode (tcr2.3 = 1). 4) tlink data (fs - bits) is sampled during the f-bit position of even frames for insertion into the outgoing t1 stream when enabled via tcr1.2. 5) tlink and tlclk are not synchronous with tfsync.
ds21q42 96 of 116 figure 20-9. transmit side esf timing notes: 1) tsync in the frame mode (tcr2.3 = 0) and double- wide frame sync is not enabled (tcr2.4 = 0). 2) tsync in the frame mode (tcr2.3 = 0) and doubl e-wide frame sync is enabled (tcr2.4 = 1). 3) tsync in the multiframe mode (tcr2.3 = 1). 4) zbtsi mode disabled (tcr2.5 = 0). 5) tlink data (fdl bits) is sampled during the f-b it time of odd frame and inserted into the outgoing t1 stream if enabled via tcr1.2. 6) zbtsi mode is enabled (tcr2.5 = 1). 7) tlink data (z bits) is sampled during the f-b it time of frames 1, 5, 9, 13, 17, and 21 and inserted into the outgoing stream if enabled via tcr1.2. 8) tlink and tlclk are not synchronous with tfsync.
ds21q42 97 of 116 figure 20-10. transmit side boundary timing (with elastic store disabled) notes: 1) there is a 10 tclk delay from tser to tpos/tneg. 2) tsync is in the output mode (tcr2.2 = 1). 3) tsync is in the input mode (tcr2.2 = 0). 4) tchblk is programmed to block channel 2. 5) shown is tlink/tlclk in the esf framing mode.
ds21q42 98 of 116 figure 20-11. transmit side 1.544mhz boundary timing (with elastic store enabled) notes: 1) tchblk is programmed to block channel 24 (if the tpcsi bit is set, then the signaling data at tsig will be ignored during channel 24).
ds21q42 99 of 116 figure 20-12. transmit side 2.048mhz boundary timing (with elastic store enabled) notes: 1) tser data in channels 1, 5, 9, 13, 17, 21, 25, and 29 is ignored. 2) tchblk is programmed to block channel 31 (if the tpcsi bit is set, then the signaling data at tsig is ignored). 3) tchblk is forced to 1 in the same ch annels as tser is ignored (note 1). 4) the f-bit position (msb position of channel 1) for the t1 frame is sampled and passed through the transmit side elastic store (normally the transmit side formatter overwrites the f-bit position unless the formatter is programmed to pass-through the f-bit position).
ds21q42 100 of 116 figure 20-13. transmit side, interleaved bus operation byte mode timing notes: 1) 4.096mhz bus configuration. 2) 8.192mhz bus configuration.
ds21q42 101 of 116 figure 20-14. transmit side, interleaved bus operation frame mode timing notes: 1) 4.096mhz bus configuration. 2) 8.192mhz bus configuration.
ds21q42 102 of 116 figure 20-15. ds21q42 transmit data flow notes: 1) tclk should be tied to rclk and tsync should be tied to rfsync for data to be properly sourced from rser.
ds21q42 103 of 116 21. operating parameters absolute maximum ratings* voltage range on any non-supply pi n relative to ground -1.0v to +5.5v supply voltage range -0.3v to +3.63v operating temperature range for ds21q42t c to +7 c operating temperature range for DS21Q42TN -4 c to +8 c storage temperature range -5 c to +12 c *this is a stress rating only and func tional operation of the device at th ese or any other conditions beyond those indicated in the operation sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods of time can affect reliability. recommended dc operating conditions ( c to +70c for ds21q42t; 0c to +85c for DS21Q42TN) parameter symbol min typ max units notes logic 1 v ih 2.2 5.5 v logic 1 v il -0.3 +0.8 v supply v dd 2.97 3.63 v capacitance (t a = +25c) parameter symbol min typ max units notes input capacitance c in 5pf output capacitance c out 7pf dc characteristics ( c to +70c; v dd = 2.97 to 3.63v for ds21q42t; -4 c to +85c; v dd = 2.97 to 3.63v for DS21Q42TN) parameter symbol min typ max units notes supply current at 3.3v i dd 75 ma 1 input leakage i il -1.0 +1.0 a 2 output leakage i lo 1.0 a 3 output current (2.4v) i oh -1.0 ma output current (0.4v) i ol +4.0 ma notes: 1) tclk = rclk = tsysclk = rsyscl k = 1.544mhz; outputs open-circuited. 2) 0.0v < v in < v dd . 3) applied to int* when tri-stated.
ds21q42 104 of 116 ac characteristics ? multiplexed parallel port (mux = 1) (0 c to +70c; v dd = 2.97 to 3.63v for ds21q42t - 40c to +85c; v dd = 2.97 to 3.63v for DS21Q42TN) parameter symbol min typ max units notes cycle time t cyc 200 ns pulse width, ds low or rd*high pw el 100 ns pulse width, ds high or rd* low pw eh 100 ns input rise/fall times t r , t f 20 ns r/w* hold time t rwh 10 ns r/w* setup time before ds high t rws 50 ns cs*, fso or fs1 setup time before ds, wr* or rd* active t cs 20 ns cs*, fso or fs1 hold time t ch 0 ns read data hold time t dhr 10 50 ns write data hold time t dhw 10 ns muxed address valid to as or ale fall t asl 15 ns muxed address hold time t ahl 10 ns delay time ds, wr* or rd* to as or ale rise t asd 20 ns pulse width as or ale high pw ash 30 ns delay time, as or ale to ds, wr* or rd* t ased 10 ns output data delay time from ds or rd* t ddr 20 80 ns data setup time t dsw 50 ns see figures 21 - 1 to 21 - 3 for details.
ds21q42 105 of 116 ac characteristics?nonmultipl exed parallel port (mux = 0) (0c to +70c; v dd = 2.97 to 3.63v for ds21q42t; -40c to +85c; v dd = 2.97 to 3.63v for 21q42tn) parameter symbol min typ max units notes setup time for a0 to a7, fs0 or fs1 valid to cs*active t1 0 ns setup time for cs* active to either rd*, wr*, or ds* active t2 0 ns delay time from either rd* or ds* active to data valid t3 75 ns hold time from either rd*, wr*, or ds* inactive to cs* inactive t4 0 ns hold time from cs* inactive to data bus tri- state t5 5 50 ns wait time from either wr* or ds* active to latch data t6 75 ns data setup time to either wr* or ds* inactive t7 15 ns data hold time from either wr* or ds* inactive t8 10 ns address hold from either wr* or ds* inactive t9 10 ns see figures 21?4 to 21?7 for details.
ds21q42 106 of 116 ac characteristics?receive side (0c to +70c; v dd = 2.97 to 3.63v for ds21q42t; -40c to +85c; v dd = 2.97 to 3.63v for DS21Q42TN) parameter symbol min typ max units notes rclk period cp 648 ns rclk pulse width t ch t cl 75 ns rsysclk period t sp t sp 122 648 488 ns 1 2 rsysclk pulse width t sh t sl 50 ns rsync setup to rsysclk falling t su t hd 20 t sh - 5 ns rsync pulse width t pw 50 ns rpos/rneg setup to rclk falling t su 20 ns rpos/rneg hold from rclk falling t hd 20 ns rsysclk/rclk rise and fall times t r , t f 25 ns delay rclk to rser, rsig, rlink valid t d1 50 ns delay rclk to rchclk, rsync, rchblk, rfsync, rlclk t d2 50 ns delay rsysclk to rser, rsig valid t d3 50 ns delay rsysclk to rchclk, rchblk, rmsync, rsync t d4 50 ns see figures 21-8 to 21-10 for details. notes: 1. rsysclk = 1.544mhz 2. rsysclk = 2.048mhz
ds21q42 107 of 116 ac characteristics?ransmit side (0c to +70c; v dd = 2.97 to 3.63v for ds21q42t; -40c to +85c; v dd = 2.97 to 3.63v for DS21Q42TN) parameter symbol min typ max units notes tclk period t cp 648 ns tclk pulse width t ch t cl 75 ns tclki pulse width t lh t ll 75 ns tsysclk period t sp t sp 122 648 448 ns 1 2 tsysclk pulse width t sh , t sl 50 ns tsync or tssync setup to tclk or tsysclk falling t su t hd 20 t ch - 5 or t sh - 5 ns tsync or tssync pulse width t pw 50 ns tser, tsig, tlink setup to tclk, tsysclk falling t su 20 ns tser, tsig, tlink hold from tclk, tsysclk falling t hd 20 ns tclk or tsysclk rise and fall times t r , t f 25 ns delay tclk to tpos, tneg valid t dd 50 ns delay tclk to tchclk, tchblk, tsync, tlclk t d2 50 ns delay tsysclk to tchclk, tchblk t d3 75 ns see figures 21?11 to 21?13 for details. notes: 1) tsysclk = 1.544mhz 2) tsysclk = 2.048mhz
ds21q42 108 of 116 figure 21-1. intel bus read ac timing (bts = 0 / mux = 1) figure 21-2. intel bus write timing (bts = 0 / mux = 1)
ds21q42 109 of 116 figure 21-3. motorola bus ac timing (bts = 1 / mux = 1) figure 21-4. intel bus read ac timing (bts = 0 / mux = 0)
ds21q42 110 of 116 figure 21-5. intel bus write ac timing (bts = 0 / mux = 0) figure 21-6. motorola bus read ac timing (bts = 1 / mux = 0) notes: 1) the signal ds is active high when emulating the ds21q41 (fms = 1).
ds21q42 111 of 116 figure 21-7. motorola bus write ac timing (bts = 1 / mux = 0) notes: 1) the signal ds is active high when emulating the ds21q41 (fms = 1).
ds21q42 112 of 116 figure 21-8. receive side ac timing notes: 1) rsync is in the output mode (rcr2.3 = 0). 2) shown is rlink/rlclk in the esf framing mode. 3) no relationship between rchclk and rch blk and the other signals is implied.
ds21q42 113 of 116 figure 21-9. receive system side ac timing notes: 1) rsync is in the output mode (rcr2.3 = 0) 2) rsync is in the input mode (rcr2.3 = 1)
ds21q42 114 of 116 figure 21-10. receive line interface ac timing figure 21-11. transmit side ac timing notes: 1) tsync is in the output mode (tcr2.2 = 1). 2) tsync is in the input mode (tcr2.2 = 0). 3) tser is sampled on the falling edge of tclk when the transmit side elastic store is disabled. 4) tchclk and tchblk are synchronous with tclk when the transmit side elastic store is disabled. 5) tlink is only sampled during f-bit locations. 6) no relationship between tchclk and tc hblk and the other signals is implied .
ds21q42 115 of 116 figure 21-12. transmit system side ac timing notes: 1) tser is only sampled on the falling edge of tsysclk when the transmit side elastic store is enabled. 2) tchclk and tchblk are synchronous with tsys clk when the transmit side elastic store is enabled. figure 21-13. transmit line interface side ac timing
ds21q42 116 of 116 22. 128-pin tqfp package specifications

▲Up To Search▲

Price & Availability of DS21Q42TN

	To Download DS21Q42TN Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .